Verilator
Verilator is a free and open-source software tool which converts Verilog ( a hardware description language ) to a cycle-accurate behavioral model in C++ or SystemC . 
<triplet> Verilog <subj> hardware description language <obj> instance of <triplet> SystemC <subj> C++ <obj> programming language