text:
PENN TOWNSHIP LEGAL NOTICE Notice is hereby given that the Penn Township Board of Supervisors intend to adopt a Resolution to appoint a Certified Public Accountant or a firm of Certified Public Accountants to replace the elected auditors of Penn Township...More info Email a friend
Public Notice Area Transportation Authority Disadvantaged Business Enterprises (DBE) ATA is interested in developing DBE opportunities in the region. Small business enterprises interested in doing business with ATA as a subcontractor, supplier, or service...More info Email a friend
REQUEST FOR BIDS FOR TREE PRUNING CONTRACT 2015-C14 The Ferguson Township Board of Supervisors will accept bids in the office of the Public Works Director, Ferguson Township Municipal Building, 3147 Research Drive, State College, PA 16801 for street tree...More info Email a friend
LEGAL NOTICE Public Hearing on Redevelopment Proposal for 222 S. Allen St., 224 S. Allen St., & 236 S. Allen St. State College Borough Council will hold a public hearing on a Redevelopment Proposal on Oct. 19, 2015 at 7 p.m. in the Municipal Bldg., 243...More info Email a friend
ADVERTISEMENT FOR BIDS The Centre Region Code Administration invites submission of proposals from qualified vendors for the furnishing of a new fire safety education prop for the CRCA as detailed in a request for proposals (RFP). Proposals will be received...More info Email a friend
LEGAL NOTICE The Ferguson Township Board of Supervisors will meet on Monday, October 5, 2015 at 7:00 p.m. for a regular meeting at the Ferguson Township Municipal Building, 3147 Research Drive, State College, PA. Items that are on the agenda for the regular...More info Email a friend
PUBLIC MEETING NOTICE PURSUANT TO ACT 84 OF 1986 SUNSHINE LAW The Governor's Advisory Council on Library Development will meet Sunday 10/4/15 from 9:00 am to 11:30 am at the Penn Stater Conference Center, 215 Innovation Blvd. Room 112. NOTE: If you need...More info Email a friend
SCASD Board of Directors Special Meeting The State College Area School District Board of School Directors will hold a Special Meeting on Monday, October 5, 2015, 7:00 pm in the Board Room, 131 W. Nittany Ave., State College. The purpose for the special...More info Email a friend
LEGAL NOTICE PUBLIC HEARING FOR TEXT AMENDMENT TO PART D OF THE ZONING ORDINANCE State College Borough Council will conduct a public hearing for the proposed text amendment to the State College Borough Zoning Ordinance on Oct. 12, 2015 at 7 pm in the ...More info Email a friend


text:
Favstar gets even better if you sign in.
Gift @rihanna Favstar Pro to unlock their best tweet!Gift them Pro!
He gets it! pic.twitter.com/bWLbcFw32B
FUCK U SATAN!!! Fuck right off!!!!!
Young ladies, love yourself! Your skin, your booty, your hair... You're all beautiful! Keep your hearts pure! Love and laugh, and live life
The shooter aka My hitta #Gotze #Champions pic.twitter.com/bOxV5yIyj1
Justin Bieber "BOYFRIEND">>>>>>>>>>>>>>
Demi Lovato goes so hard!!! She gangsta
Cory Monteith, may your spirit be at peace, and may you fly with the angels... Heartbreaking, my prayers are with all of his loved ones!
Podolski x RiRi x Shweinsteiger pic.twitter.com/Sq0HDFDcaB
Justin Bieber just flashed me his abs in the middle of a restaurant! Wow! He actually had a lil 6 pack! Sexy,lol!#Beliebersplzdontkillme
Fuck I look like ho? I look like yes and ya look like no
Never underestimate a man's ability to make you feel guilty for his mistakes
"@piersmorgan: ps I think @rihanna needs to grow her hair back. Fast." grow a dick..... FAST!!!!
Please keep the people of Venezuela in your prayers! Devastating to see!
I hate broke bitches
My baby Ronaldo :(
Let's pray for peace and a swift end to the Israeli-Palestinian conflict! Is there any hope?.... pic.twitter.com/jHD56KXkcu
New song "Bitch Better Have My Money" out now from #R8. Get #BBHMM at http://smarturl.it/BBHMM?IQid=twb
Like @rihanna's tweets? Send them a Favstar Pro Membership to show you care.Gift them Pro!
Stats can't be shown as @rihanna hasn't signed in to Favstar recently.

subset: commoncrawl


text: Ok. Yes it easy to bash this place. It's older. Not been remodeled for some time. But we were in town for an antique extravaganza. We're here to buy. Anyway. Rooms all around town are trumped up. So we found this place. The rooms are large. The showers were very good. Parking is also good for large rides and trailers.... More


text:
|Publication number
|Publication type
|Application number
|Publication date
|Mar 17, 1987
|Filing date
|Oct 6, 1982
|Priority date
|Oct 6, 1982
|Fee status
|Publication number
|Richard Vahlstrom, Dennis R. Keats
|Original Assignee
|Mcdonnell Douglas Corporation
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (2), Referenced by (4), Classifications (8), Legal Events (5)
|External Links: USPTO, USPTO Assignment, Espacenet
This invention relates to read next instruction systems (RNI) utilized in computer systems.
Most modern high-speed computer systems employ some type of system to fetch and parse information prior to its processing by the arithmetic logic unit (ALU) of the computer system in order to minimize processing time. Such systems reorganize the information which will be input into the ALU into a form which is more or less directly usable by the ALU. This has important time saving advantages because the ALU will be able to minimize its time spent fetching and decoding instructions.
The design of a particular such preprocessing system or read next instruction (RNI) system will depend in large part upon the particular computer system in which it is utilized. Computer systems which are intended for use in scientific applications generally have rather straightforward and consistent instruction sets which in most cases do not require a complicated RNI system. Business computer systems, on the other hand, normally emphasize file handling capability and often have fairly complicated instruction sets which in turn require a more complex RNI system.
The function of the RNI system of this invention is the fetching from memory of an instruction stream and the reorganizing or parsing of this instruction into a controlled, well ordered function for subsequent execution by the main processor of the computer system. The logic implementing this function comprises a picoprocessor sequencer, control store, memory fetch and instruction register control logic, memory data register, program address registers, double ranked instruction registers, and instruction mapping programmable read only memories (PROM's).
This RNI system comprises input means to supply the RNI system with multi-byte instruction streams, picoprocessor means to parse the input bytes and provide system control commands, RNI state controller means receiving inputs from the picoprocessor and controller outputs, first rank instruction register means to hold the parsed instruction string which is loaded from the input means under the control of command signals from the picoprocessor and the state controller, second rank instruction register means to hold the parsed instruction string which is loaded from the first rank instruction means under the control of the command signals, and output means to supply the parsed instruction string from the second rank instruction register means to the computer system.
FIG. 1 is a functional block diagram of the overall layout of one embodiment of the RNI system of this invention;
FIGS. 2-15 are detailed schematic diagrams of various portions of the overall RNI system shown in FIG. 1.
The read next instruction system of this invention was developed as a subsystem of the SEQUEL™ computer system recently introduced by Microdata Corporation, Irvine, Calif. The SEQUEL system is a large business computer system which is designed around the use of 32-bit (4-byte) data words and the use of data and instructions which range in length from 1 to 6 bytes plus the use of indefinitely long data strings. The remarks that follow will describe the implementation of the read next instruction system within the context of this SEQUEL system. However, it should be realized that other embodiments of the basic invention are possible and that the true scope of the invention is defined by the appended claims.
The control store of the RNI system consists of 1,024 32-bit words of read only memory. Since the picoprocessor sequencer address register can address only 256 words, the control store appears as four separate files. The control store is shown in FIG. 1 as block 70. Of these four separate files, one contains the normal system RNI firmware and three contain diagnostic or other RNI firmware. Each 32-bit control store firmware word consists of a 4-bit field used for overall control, shown as output line 73, a 12-bit field used for instruction register loading, shown as output line 74, a 13-bit field used for sequencer control, shown as output line 75, and a 3-bit field which is presently unused. The sequencer control field can be classified into four sub fields: sequencer operation field, operand selection field, literal field, and mask field. The sequencer operation field specifies the type of branch or skip to be executed. The operand selection field is used to select a particular operand holding register (OP1, OP2, OP3, OP4, R1, or R2) or the upper or lower half of the internal RNI bus 38 in FIG. 1 for testing. In the SEQUEL sytem, R1 and R2 are implemented in the OP-code selection but are presently not used. If the sequencer operation field contains the bits 0 0, the operation performed will be an unconditional jump. The upper 4 bits of the jump address are taken from the literal field. The lower 4 bits are taken from the mask field. If the sequencer operation field contains the bits 0 1, the operation performed is a vectored jump. The upper 4 jumps of the jump address are taken from the literal field. The lower 4 bits are derived from the logical AND of the mask field and the selected operand. This operation performs what is called a table jump.
If the sequencer operation field contains the bits 1 0 or 1 1, the operation performed is a skip if equal or skip if not equal, respectively. The upper 4 bits of the next address are unchanged from those of the current control store address. If the skip condition is not met, the lower 4 bits of the current address with 1 added become the next address. If the skip condition is met, the lower 4 bits of the current address are incremented by 2. Only the lower 4 bits are affected by the skip operation under any circumstances. The equal condition is determined by a bit for bit comparison between the selected operand and the literal field. The mask field selects which combination of the 4 comparisons are used to determine a composite equal condition. For example, if the mask field were 0 0 1 1, only the lower 2 bits of the selected operand and of the literal would be compared for equality.
The memory fetch and control logic are shown in FIG. 1 as block 80 and may also be called the RNI state machine. This control logic provides for communication with the memory system and with the main processor. When either a system reset or RNI reset occurs, this logic is initiallized. This logic consists of memory interface control, RNI sequencer hold control, and main processor interface control.
The control signals involved with memory interface are the RNI memory request (RMRQ), the RNI memory data strobe (RDST) and the increment signal from the RNI control store (INCR). When the RNI unit is initiated, a memory request is made which is removed when the data strobe is returned. The data strobe also causes a 2-bit use counter to reset. The INCR signal increments the use counter to indicate the number bytes of the memory data word that have been processed. A memory request is made when the use count reaches 3 and the INCR signal is asserted. Data ready is reset at this time also to indicate that a memory cycle must be completed before additional data may be processed. The INCR signal is also used to generate INCPAR which causes the RNI program address register to increment.
There are a variety of instruction register control signals. There is a status associated with each rank of the instruction register. These are instruction holding registers full (IHRF) for the first rank and instruction registers full (IRF) for the second rank. Two control signals, instruction register load enable (IREN) and instruction register load clock (IRCLK) are used to control the transfer of data from the first rank to the second rank. The control signal is decoded from the main processor command to initiate a transfer into the second rank. The DONE control signal from the RNI control store initiates a transfer into the first rank. Upon initialization, both IRF and IHRF are reset. The first DONE after this will cause the transfer of data from the first rank to the second rank and set IRF. If this is followed by a NEXT command, IRF will be reset; if followed by a simultaneous NEXT and DONE, the transfer between instruction register ranks is carried out and no status changes. If IRF and IHRF are both reset, NEXT should never occur, but will be ignored if it does. If IRF and IHRF are both set, DONE should never occur, but will be ignored if it does.
RNI sequence hold control signals are described in this paragraph. During memory cycles when data is not yet available and when both ranks of the instruction register are filled, that is, there is nowhere to place data, RNI processing cannot proceed. To control this, a signal called WAIT is generated. The XWAIT term from the control store 70 causes the WAIT state if the IHRF is set, that is, processing cannot continue until the main processor completes execution of the current instruction and either requests the next instruction or loads the RPAR. The MWAIT term from the control store causes the WAIT state if signal DR is reset. DR is a control signal indicating the status of the RNI memory activity, standing for data ready. The MWAIT term holds processing until the memory data register is filled.
The main processor interface control signals consist of four signals: NEXT, LPR (or LPAR), DIRF, and ACTV. NEXT and LPR originate in the main processor. The DIRF signal orginates in the instruction register control logic block 80 of FIG. 1 and causes the IHRF status signal to be delayed one clock cycle. The ACTV signal originates from the RNI system.
The main processor should never assert NEXT without first assuring that DIRF is set. The LPR signal causes the contents of the CPU destination bus shown as 130 in FIG. 1 to be entered into the RNI program address register and also causes the intialization of the RNI picoprocessor. Because of this, it is imperative that no RNI memory cycle be in progress when the main processor asserts LPR. To ensure this, the ACTV signal must be tested by the main processor. The signal is high either if DR is reset (a memory request is being made) or if IHRF is reset (which indicates the RNI is processing the next instruction and could initiate a memory cycle before the main processor can assert LPR).
The various combinations of the signals DR, IRF, IHRF, and ACTV cause a variety of different states in the RNI system. The table below lists these various combinations, assigns a state number, and briefly describes each state.
TABLE 1______________________________________STATE DR IRF IHRF ACTV DESCRIPTION______________________________________0 0 0 0 1 Initial parse (to begin)1 0 0 1 1 Unusual state2 0 1 0 1 Second parse (to begin)3 0 1 1 1 Memory cycle for third parse4 1 0 0 1 Initial parse (in progress)5 1 0 1 0 Unusual state6 1 1 0 1 Second parse (in progress)7 1 1 1 0 Two parses complete, memory cycle complete for third parse______________________________________
State 0 is the initial state in which no instructions have been completely processed and RNI is waiting on a memory cycle to complete. State 1 should never occur in proper operation but will be handled correctly. In this state the instruction holding register is full, but the instruction register is empty. State 2 is the condition where one instruction has been completely processed and RNI is waiting on a memory cycle before continuing with the processing of a second instruction. In state 3, two instructions have been fully processed while the memory cycle is in progress because the second of these instructions used the last byte of the data memory register. In state 4 RNI is processing an initial instruction. The main processor is waiting for an instruction at this time. State 5 is similar to state 1. In state 6, RNI is processing an instruction to follow the one already in the instruction register. In state 7, all registers are filled and RNI is inactive, waiting for either a NEXT request or initialization.
In the SEQUEL system, the main processor must execute the following steps to properly interact with the RNI subsystem.
1. Wait for an instruction register full (IRF) to be set.
2. Allow for propagation delay through the mapping PROM's.
3. Execute the instruction.
4. Request the next instruction NEXT, and go to step 1 if it is not a branch instruction.
5. If it is a branch instruction, wait for RNI to become inactive (ACTV/is set).
6. Load RPAR.
7. Go to step 1.
The memory data register which loaded 4 bytes at a time from memory during instruction fetch and is a 32-bit register which is accessed 1 byte at a time by the RNI system. This register is shown as block 30 in FIG. 1 having data inputs from the system data bus labelled as line 32. The register is loaded from the memory data bus when an RNI data strobe RDST occurs, signalling the completion of a memory cycle. The lower 2 bits of the RPAR are used to sequencially select one of the 4 bytes of memory data to be enabled onto the RNI bus. The read next instruction program address registers are shown as blocks 132 and 134 in FIG. 1. The lower 2 bytes are found in block 134 and are transferred via line 137 into the lower bit decoder block 144 which outputs an instruction byte select signal labelled as RRS 0-3 which is input into block 30 over line 36.
There are three ranks of program address registers. Since program execution is restricted to 512-byte frames, the upper 15 bits of all program address registers are always the same, requiring only one 15-bit register for all ranks with 9-bit registers representing each rank. The 15-bit upper program address register is shown as block 132 having as its input lines 9-23 which are the 15 upper bits of the CPU destination bus. Block 132 has as its outputs lines 133 and 138. Line 133 feeds into the CPU source bus drivers 140 which output onto the CPU source bus 108. Line 138 feeds into the memory address bus drivers in block 152 for output onto the memory address bus via line 156. The three ranks of the lower 9-bit program address registers are shown as blocks 134, the lower program address register, block 150, the H PAR register, and block 154, the B PAR register, which eventually outputs onto the CPU source bus over lines CS 0-8. The first rank is the RNI program address register, or RPAR. This register is loaded by the main processor to affect a software branch. Loading this register causes intialization of RNI. The RPAR provides the memory address for all RNI memory cycles. As each byte of the memory data is referenced, the RPAR is incremented under control of the INCPAR signal, which is in turn controlled by INCR from the control store. When all 4 bytes of the memory data register have been processed, the RPAR then points to the next word in memory. Since memory words accessed by RNI do not necessarily lie on double word boundaries, the lower 2 bits of the RPAR are decoded to select one of the 4 bytes of memory data as the RPAR is incremented. This allowes for sequential access of bytes for processing. This decoding operation is, again, performed in block 144 and output over lines RRS 0-3 which feed into the memory data read register 30.
At the start of processing for each execution, the OP1 register in block 90 is loaded. Block 90 is a portion of the first rank instruction holding registers. At this time the contents of the RPAR are transferred into the holding program address register or H PAR. The H PAR is considered one of the instruction holding registers since it contains the starting address of the instruction in this first ranks of instruction registers. When the instruction holding registers are tranferred into the instruction registers, the second rank registers, the HPAR is transferred to the backup program address register or BPAR. The contents of the BPAR are provided for allowing the main processor to return to the current instruction if an interrupt condition exists, for example, frame fault condition or external interrupt condition.
The instruction register is actually a double ranked set of several registers, each of which has a specific purpose oriented toward the instructin set utilized in the SEQUEL system. The first rank of registers is loaded from the memory data register 30 from the RNI bus 38 under control of the RNI firmware. A 12-bit field from the control store via line 74 specifies the particular combination of registers to be loaded. The second rank of registers is loaded from the first rank under the control of the instruction register control logic in block 80 of FIG. 1. Four of the registers in the second rank feed a set of PROM's which provide OP code branch addresses to the main processor microsequencer. These PROM's are found in block 110. The second rank registers are found in blocks 96, 98 and 100, while the first rank registers are found in blocks 90, 92 and 94. The 110 block contains the mapping PROM's, the output of which feeds into a select block 120 which outputs 8 mapping bits, MAP 0-7. The four registers in block 96 which feed into the mapping PROM's are the OP code registers. Four other registers in the second rank are routed to the address computation portion of the main processor. These are the R1 and R2 registers found in blocks 96 and the DSP1 and DSP2 registers found in block 100. These registers have corresponding first rank registers in blocks 90 and 94 respectively. The address computation subsystem forms the subject matter for another patent application assigned to the assignee of this invention. The remaining outputs from the second rank instruction register block 96 are fed to various parts of the microprocessor and will be discussed below.
The loading of the OP code registers in block 90 is controlled by 5 bits from the control store in block 70 which are used to control loading of the OP1, OP2, OP3 and OP4 registers. Four of these bits individually correspond to each of the registers. The fifth bit selects either the upper or lower 4 bits of the RNI bus for loading into OP4. The OP1 register is loaded from the upper 4 bits of the RNI bus. This is always the primary OP code in the SEQUEL system which always found in the first byte of the instruction. Additional functions are formed when this register is loaded. The RPAR is transferred to the HPAR, and the KK register (an operand length specifier) is reset to 0's. The OP2 register is loaded from the upper 4 bits of the RNI bus, the OP 3 register is loaded from the lower 4 bits of the RNI bus. The OP4 register is loaded from the upper 4 bits if the upper/lower select bit (UL4) is a 1; from the lower 4 bits if the (UL4) is a 0. The OP2, 3 and 4 registers contained secondary OP codes. The four OP code registers of the first rank are used in the picoprocessor sequencer for testing and sequence control. This allows the RNI firmware program to make decisions based on the primary and secondary OP codes of an instruction about the length of the instruction and the organization of fields in the instruction. The four OP code registers of the second rank go to the instruction mapping PROM's in block 110. One of these PROM's is the primary map and uses OP1 and OP4 to generate a branch address for the microsequenser. OP1 and OP4 also are used by another PROM to select which of two additional secondary map PROM's is the selected PROM for the secondary map branch address. The combination of either OP2 and OP3 or OP3 and OP4 is used to generate the secondary map.
There are four pairs of registers which contain data intended exclusively for the separate address computation subsystem. These registers are the R1, R2, DSP1 and DSP2 registers found in the first and second rank blocks 90, 94, 96 and 100. In addition, the KK register, also found in blocks 90 and 96, is used by the address computation system. The R1 and R2 registers each contain 4 bits. R is always loaded from the lower 4 bits of the RNI bus. R2 can be loaded from either the upper or lower 4 bits of the RNI bus as determined by the upper/or lower select bit (UL4) from the control store in block 70. The definition of this bit is inverted from its meaning for the loading of OP4, that is, the upper 4 bits are selected if UL4 is a 0, the lower 4 bits if UL4 is a 1. The DSP1 and DSP2 registers are each eight bits. They are loaded directly from the RNI bus. There are not individual bits for load control of these registers as there are for the OP code registers. Instead, three bits from the control store are decoded to select one of seven combinations of registers to be loaded. The seven choices, not including the choice of no registers, are: R1 only, R2 only, R1 and R2, DSP1 only, DSP2 only, CC only, or R2 and CC.
There are five pairs of registers which are used by various components of the main processor. These registers are referred to as the label, literal, KK, CC and PAR registers. The KK and CC registers have been briefly mentioned above. The PAR registers are the program address registers which have been described above. Associated with the program registers is a status bit called FRMX which is passed on to the branch condition multiplexer in the microsequencer. This bit is set if the instruction in the second rank does not fit in the current program frame; that is, an attempt was made to execute across a frame boundary. The KK register is 2 bits which are loaded from bits 7 and 6 and the RNI bus. The KK register is also cleared when OP1 is loaded. The contents of the KK register represent the operand word length --1, 2, 4 or 6 bytes. It is passed to and used by address computation, rotate and the branch condition logic. The rotate subsystem forms the basis for an additional patent application which also assigned to the assignee of this invention. One bit from the control store controls loading of KK. The CC register is 2 bits which are loaded from bits 3 and 2 of the RNI bus. The contents of CC represent the condition to be tested by the ALU for conditional branch software instructions. The 2 bits of CC are individually available as microsequencer branch conditions. Load control of CC is decoded as described previously. The label register is 16 bits wide. It is divided into two single byte registers (LABELU and LABELL), each of which may be directly loaded from the RNI bus. Each byte has a corresponding control bit in the control store. A label register is used to pass instruction fields more than 8 bits in length to the ALU, for instance, branch addresses. The entire 16-bit reigister can be selected by the ALU as an external source. The literal (LIT) register contains 8 bits which are loaded directly fromt the RNI bus. One bit from the control store is used to load this register. The LIT register is used to pass 1-byte literal fields from instructions to the ALU; for instance, character scan masks. The character scan masks are used in a character testing system which forms the basis for an additional patent application also assigned to the assignee of this invention. The LIT register is an external source for the ALU.
The output firmware word from the RNI control store in block 70 is a 32-bit word, the significance of each bit being explained below. Bit 31 produced the MWAIT signal, which is the memory wait signal. This means that no portion of the current instruction is completed until data has been strobed into the memory data register and is available on the RNI bus. This must be specified in any RNI instruction which loads a register or tests the RNI bus. Bit 30 outputs the INCR signal which causes the RPAR to increment. This means that the next byte of the instruction stream in the memory data register is to be selected for the next instruction. This indicates that processing of the current byte on the RNI bus will be completed with the current RNI instruction. Bit 29 produces the XWAIT signal which indicates execution wait. This means that no portion of the current instruction is executed until the instruction holding register is transferred to the instruction register. This must be specified as the first step of processing before any changes are made to the instruction holding register. Bit 28 outputs the DONE signal which indicates processing done. The processing for the current software instruction holding register is complete and the instruction holding register is now full. No registers can be loaded on the same RNI instruction if DONE is indicated. This is the last operation to be executed for each software instruction.
Bits 27, 26, 25 and 24 produce OPL signals which control the loading of the OP code registers. Bit 27 controls OP1, clearing of KK, and loading of HBAR. Bits 26, 25 and 24 contol OP2, OP3 and OP4 respectively. Bit 23 is the UL4 signal which is the upper/lower nibble select signal. If a 0 is output on this bit, OP4 would be loaded from the lower 4 bits of the RNI bus and R2 would be loaded from the upper 4 bits of the RNI bus. If this bit is a 1, OP4 would be loaded from the upper 4 bits and R2 from the lower 4 bits. This is a select control only, load control is defined by other bits. Bits 22, 21 and 20 are the LRDC bits which control loading of the R1 and 2, the SP1 and 2 and CC registers. These registers are loaded according to the following matrix.
______________________________________23 22 21 FUNCTION______________________________________0 0 0 None0 0 1 R1 only0 1 0 R2 only0 1 1 R1 and R21 0 0 DSP1 only1 0 1 DSP2 only1 1 0 CC only1 1 1 R2 and CC______________________________________
Bits, 19, 18, and 17 are the LL bits which control the loading of the literal and label registers. Bit 19 controls LIT. Bit 18 controls LABELU (the upper label register) and bit 17 controls LABELL (the lower label register). Bit 16 is the LK signal which controls loading of the KK register. Bits 15 and 14 outputs SEQ signal, which is a sequence instruction signal which defines the type of sequence operation to be executed as follows:
______________________________________15 14 FUNCTION______________________________________0 0 Jump to address and LIT and mask fields0 1 Vector to mapped address1 0 Skip if selected operand (with mask) equals LIT1 1 Skip if selected operand (with mask) does not equal LIT______________________________________
Bits 13, 12 and 11 produce the OP SEL signal which is the operand select signal. These bits are used to select one of eight choices of operands for use in condition testing (skips) or vectoring. They are defined as follows:
______________________________________13 12 11 FUNCTION______________________________________0 0 0 Upper 4 bits of RNI bus0 0 1 OP10 1 0 OP20 1 1 OP31 0 0 OP41 0 1 Lower 4 bits of RNI bus1 1 0 R21 1 1 R1______________________________________
Bits 10, 9, 8 and 7 are the LIT bits which control the literal field. This field is used for the upper 4 bits of a jump or vector address and for comparison with the selected operand for skip tests. Bits 6, 5, 4, and 3 are the mask field bits. This field is used in the comparison of skip tests, for masking a selected operand for vectoring, or for the lower 4 bits of a jump address. Bits 2, 1, and 0 are not used.
FIG. 2 is a detailed schematic diagram of the RNI control store or picoprocessor firmware ROM's shown as block 70 in FIG. 1. The input lines are the two diagnostic lines, DIAG 1 and 2, and eight picoprocessor firmware address lines, LR 0-7. With the exceptions DIAG 1 and 2 and AROM/, the output lines from this block comprise the picoprocessor firmware word which has been described above in the context of the RNI control store information format. The MWAIT term corresponds to bit 31, the INCR term corresponds to bit 30, the XWAIT term corresponds to bit 29, the DONE term corresponds to bit 28, the LDOP 1-4 terms correspond to bits 27-24, the UL4 term corresponds to bit 23, the LRDC 2-0 terms correspond to bits 22-20, The LDLIT term corresponds to bit 19, the LDLBU term corresponds to bit 18, the LDLBL corresponds to bit 17, and the LDKK term corresponds to bit 16. Terms SEQ1-0 correspond to bits 15-14, terms OPSEL2-1 correspond to bits 13-11, the LIT3-0 terms correspond to bits 10-7, and the MASK 3-0 terms correspond to firmware bits 6-3. Again, bits 2, 1 and 0 are not used in the firmware word from the picoprocessor.
FIG. 3 shows the detailed schematic diagram for blocks 90 and 96 of FIG. 1 which are the first and second rank instruction registers. The inputs to the first rank instruction registers include lines RPAR 8 which originates from the lower program address register shown in FIG. 10. The RB7-0 lines are the lines of the RNI parsing bus. The CLK line is a clock line. FIG. 3 shows only the registers for OP1, OP2 and OP3. The register for OP4 is found on FIG. 4 to be discussed below. The outputs from the first rank instruction registers in FIG. 3 feed into the two second rank instruction registers shown in FIG. 3. The upper register handles OP1 and OP2, while the lower register handles OP3 and OP4. One output is line HPAR8 which feeds into the second rank instruction shown in FIG. 5 which is a portion of block 96. The ROP1 3-1 lines feed into that portion of block 40 shown on FIG. 12. Line ROP 1 0 feeds into another portion of block 40 shown in FIG. 13. Similarly, lines ROP2 3-1, and lines ROP3 3-1 feed into block 40 on FIG. 12, with lines ROP2 0 and ROP3 0 feeding into the other portion of block 40 shown in FIG. 13. All of the OP prefixed output lines feed into the various mapping PROM's in block 110 shown in FIG. 15.
FIG. 4 shows portions of block 90, block 96 and block 144. The inputs to this block have already been described. The two chips (74LS157's) in the upper left portion of this figure are not shown in FIG. 1 and represent the nibble selection multiplexer for R2 and OP4 discussed briefly above. The 74LS1561 chip in the upper right portion of the figure is a portion of block 90 which is the first rank instruction register for OP4. The two 74LS161 chips shown in the middle of this figure are the first rank instruction registers for R2 and R1. The 74LS377 chip is that portion of block 96 from FIG. 1 which is the second rank instruction for R2 and R1. The 74S288 chip shown in of FIG. 4 is the picoprocessor decoder for load enables which produces output signals LDDSP1 and 2 and LDCC which control the loading of DSP1, DSP2 and CC in FIGS. 7 and 5. This chip is associated with block 144 in FIG. 1. The inputs to FIG. 4 have all been discussed previously. The outputs are lines ROP4 3-1 which feed into the portion of the 40 block shown in FIG. 12 with line ROP4 0 feeding into that portion of block 40 shown in FIG. 13. The output lines R2 3-1 and R1 3-1 also feed into that portion of block 40 shown in FIG. 12, with lines R2 0 and R1 0 feeding into that portion of block 40 shown in FIG. 13.
FIG. 5 shows portions of block 90, block 96, block 84, block 150 and block 154. Block 90 in this figure corresponds to the first rank instruction registers for CC and KK. The inputs to these blocks have already been discussed. That portion of block 96 shown in this figure is the second rank instruction register for CC and KK which is also used for the control terms XFG and BPAR. Block 84 is the NEXT select logic having as its inputs the ALU command bits over line 83 and its output the NEXT command. Block 150 is the H PAR register, which is a program counter latch. Its inputs are the various RNI program address register input lines RPAR 7-0, and the load first rank OP register command line LDOP1/. The final block in FIG. 5 is the 154 block which is the BPAR register which has as its output the lower 8 bits of the CPU source bus, CPUS 7-0.
FIG. 6 shows blocks 92 and 98 which are the first and second rank literal and label registers. The inputs to this figure are the various RNI bus lines RB 7-0 load enable lines for the three registers, LDLIT, LDLBU and LDLBL, the various output enable signals SLIT and SLBL, and clock lines CLKA and IRCLK. The top two chips are the first and second rank literal registers, the middle two chips are the first and second rank upper label registers and the bottom two chips are the first and second rank lower registers. The output of this figure goes to the lower 16 bits of the CPU source bus, CPUS 15-0.
FIG. 7 blocks 94 and 100 which are the first and second rank instruction registers for DSP1 and DSP2. The RB 7-0 lines have already been discussed. The LDDSP1 line is a load enable line for the first rank instruction register for DSB1. The IREN line is the second rank instruction register load enable line. The LDDSB2 line is the load enable line for the first rank DSP2 register. The output lines for these blocks are the lines having the DSP1 or 2 prefix which feed into the address computation circuits, not shown. Shown below the blocks in this figure is the clock driver logic which has as its input the master clock input MCLK and the four output clock lines CLK A, B, C and D.
FIG. 8 shows the detailed schematic diagrams for the RNI state machine shown as block 80 on FIG. 1. This is the RNI fetch and instruction register control which controls all of the sequences in the RNI system. The various input and output lines to this figure have already been discussed. The bottom 74S64 chip is the WAIT command decoder.
FIG. 9 shows the detailed schematics for the RNI memory data register shown as block 30 in FIG. 1. The four chips in this figure are from top to bottom for byte 3, byte 2, byte 1 and byte 0. The inputs are the various lines from the computer system data bus, lines DB 31-0. The various RRS lines are the individual byte enable lines output from the instruction byte selection block 144 shown in FIG. 1. The output lines for this figure are the read next instruction bus lines, RB 7-0.
FIG. 10 shows the detailed schematics for block 134, block 152 and block 144. The lower program address register block 134 has as its inputs the CPU destination bus lines, CPUD 8-0 as well as load enable line LPR. The outputs of this block are the various RPAR lines 8-0 and control line FRMX. Block 152 contains the memory address bus drivers which output over lines ADD 07-00. Block 144 contains the program address register decoder for the memory data register byte select operation. It decodes the bits on the CPUD 01 and 00 lines to output the byte selection lines RRS 0-3.
FIG. 11 shows the detailed schematic drawings for block 132 and portions of blocks 140 and 152. The 132 block is the upper program address register which has as its inputs the upper bits of the CPU destination bus, lines CPUD 23-09. Other inputs include the load program address register upper line LPRU and the clock line CLKB. As was discussed above, these upper bits are not handled by the RNI system and are passed directly on to the CPU source bus through the various drivers on to lines CPUS 23-9. The drivers for the CPU source bus lines are shown in blocks 140. These same upper program address register outputs are also driven on to the memory address bus lines ADDR 23-08 by the drivers in blocks 152.
FIG. 12 shows the detailed schematics for a portion of the number 40 block shown in FIG. 1. This is the block which controls the OP register selection and use by RNI picoprocessors to control its parsing operations. The three chips on the left (74S151's) are the multiplexer chips which have as their inputs the various R, ROP, RB, and OPSEL lines as shown. The output from these multiplexers goes into the various decoding logic gates shown to the right of the 74S151 chips in conjunction with the LIT and MASK input lines plus the PUL2 and OPX0 lines as shown. The output from block 40 is the various OPM 3-1 lines which describe the selected OP register terms used for picoprocessor branching operations. The EQCOND output line is the RNI picoprocessor conditional branch test condition line.
FIG. 13 shows another portion of the 40 block shown in FIG. 1 as well as block 60, block 64, and block 66. The portion of the 40 block is very similar to the portion shown in FIG. 12 with the output from this block being the OPX0 and OPM0 lines. The 60 block is part of the picoprocessor branch selection multiplexer. The MRST input line is the system master reset line, and the various JV prefixed lines are the picoprocessor firmware word addresses for the jump vectors. The LRP prefixed input lines are the picoprocessor conditional branch test condition lines. Blocks 64 and 66 are the two portions of the picoprocessor program address register called the L register. It has as its outputs the various picoprocessor firmware address bit lines, LR 7-0.
FIG. 14 shows block 50 and block 54 from FIG. 1. Block 50 is the jump vector selection logic block with inputs and outputs which have already been described. The two 74LS283 chips in the 54 block are the next address incrementor for the picoprocessor and control the conditional branch and LRP selection. The 74S158 chip is part of the picoprocessor branch selection multiplexer. The inputs and outputs to these chips have already been described.
FIG. 15 shows the detailed schematics for blocks 110 and 120 in FIG. 1. The upper most 82S181 chip in the 110 block is the primary map branch ROM. The 74S287 chip is the secondary map branch enable ROM. The lower two 82S181 chips are the secondary map branch ROM's. The inputs into these chips are the various OP prefixed lines which originate in the second rank instruction registers for OP1, 2, 3 and 4. The output from block 110 feeds into block 120 which is the primary or secondary map branch selection logic. These two chips have as their outputs the eight MAP lines. Line FW00 is a function select bit used in the main firmware word for the overall system control of the memory operations for the CPU.
The following instruction example is presented to illustrate the functions of the RNI system in conjunction with the ALU and the address computation subsystem. The example presented is the processing of one software instruction, the subtract and branch instruction BDZ in the SEQUEL software set. This particular instruction is 6 bytes in length. The instruction coding is:
______________________________________BYTE 1 BYTE 2 BYTE 3 BYTE 4 BYTE 5 BYTE 6______________________________________F R1 DSPL1 KK01 R2 DSPL 2 7CC Branch Address______________________________________
This instruction causes the CPU to do the following functions: Two data values are fetched from memory; B value is subtracted from A, and the result is stored in location A. Data A is stored at the address described by R1 and DSPL1 while Data B is stored at the location described by R2 and DSPL2. The result is tested for a conditional branch. If the condition is met, the program branches to the branch location specified in bytes 5 and 6. (The branch address overlaps into the last 2 bits of byte number 5 as well as occupying all of byte number 6.) If the condition is not met, the program advances to the next location.
Data locations are specified in the instruction by R1 and R2 and DSPL1 and DSPL2. R1 or 2 is a 4-bit pointer to one of 16 registers which contains an address of a memory frame. DSPL is a displacement within the frame to the location of the particular operand. The data address is generated by the address computation sytem which combines the value in the register designated by the R with the displacement and adds a constant, if necessary. Since there are two data locations in this particular instruction, two separate address computations are required. The data word length is specified by KK. It can be 1, 2, 4, or 6 bytes in length. The same word length applies to both variables. In the example the word length is 4, There are four branch types which are specified by CC. The branch address is 10 bits in length.
The instruction is identified to the RNI system hardware and to the CPU by its primary and secondary OP codes. The primary OP code is the "F". The secondary OP code is found in two locations, the 0 1 binary number in byte 3 and the 7 located in byte 5. This OP code information is used by the RNI system for parsing and by the CPU for MAP branching. Since the secondary OP code value exceeds 4 bits, it is necessary to do a primary map branch, followed by a secondary map branch. The RNI sytem parses the information in this instruction into its hardware instruction registers as shown in the following table:
TABLE 2__________________________________________________________________________RNI PARSING TABLE FOR BDZINSTRUCTIONBYTE RNI BITNUMBER ITEM REGISTER LENGTH USE BY THE CPU__________________________________________________________________________1 OP Code F OP 1 4 PRIMARY MAP BRANCH R1 R1 4 ADDRESS COMPUTATION2 DSP1 DSP1 8 ADDRESS COMPUTATION3 KK KK 2 ADDRESS COMPUTATION CPU BRANCH CONDITION CPU DATA ROTATE KK01 OP 4 4 PRIMARY MAP BRANCH R2 R2 4 ADDRESS COMPUTATION4 DSP2 DSP2 8 ADDRESS COMPUTATION5 7 OP 2 4 SECONDARY MAP BRANCH CC CC 2 CPU BRANCH CONDITION5 BRANCH LABEL 10 CPU DATA SOURCE TO/ ADDRESS DETERMINE SOFTWARE6 BRANCH ADDRESS__________________________________________________________________________
Assuming that this instruction (BDZ) is the first instruction to be executed by the CPU, the sequence of steps is described in a simplified form as follows:
1. CPU loads the RNI program address register with the software address and waits for RNI to fetch and parse.
2. RNI initiates an instruction fetch memory and waits for the memory cycle to complete.
3. RNI parses the first 4 bytes of the instruction in sequence.
4. RNI initiates a second instruction fetch memory cycle and waits for the memory cycle to complete.
5. RNI parses the last two bytes of the instruction.
6. RNI loads the second rank instruction register and sends the instruction ready status to the CPU. At this point, RNI begins to parse the next instruction in a background mode.
7. The CPU does a primary and secondary map branch to get to the firmware routine for processing the BDZ instruction.
8. The CPU does an address computation and memory read of the first data value.
9. The CPU then does testing for attach and frame error, and address computation for the second value. It then initiates a memory read for the second data value.
10. The CPU then rotates the first data value and inputs it into the ALU.
11. The CPU rotates the second data value and subtracts it from the first data value which is in the ALU. At the same time it starts a memory write cycle to store the result. The value to be stored is rotated on the next firmware cycle so that it is written by the memory cycle.
12. The CPU updates the condition flags.
13. The CPU then tests for a branch according to CC (1 0 in this case). If the condition is met, the CPU inputs the branch value from the RNI label register and loads it into the RNI program address register. The cycle then starts over again as it did in step 1. If the condition is not met, the CPU issues a NEXT command to RNI. By this time, RNI is most likely through parsing the next instruction, so it immediately loads the second rank instruction register with the NEXT instruction, and the CPU can start on it immediately.
|Cited Patent
|Filing date
|Publication date
|Nov 22, 1977
|Dec 4, 1979
|General Electric Company
|Graph architecture information processing system
|Mar 3, 1980
|Apr 13, 1982
|Western Digital Corporation
|Instruction fetch circuitry for computers
|Citing Patent
|Filing date
|Publication date
|Oct 31, 1985
|Jul 26, 1988
|Hitachi, Ltd.
|Data processor capable of executing instructions under prediction
|Sep 26, 1986
|Mar 7, 1989
|Performance Semiconductor Corporation
|On-line overflow response system and ALU branching structure
|Jan 25, 1990
|May 11, 1993
|Nec Corporation
|System for selectively masking data in a branch address register and replacing the microinstruction address register by the masked data
|Nov 3, 1994
|Jan 30, 1996
|International Business Machines Corporation
|Coupler for providing a high speed interface between a communication controller and a controller extension
|U.S. Classification
|International Classification
|Cooperative Classification
|European Classification
|Oct 6, 1982
Owner name: MICRODATA CORPORATION, A CORP. OF MO.
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:VAHLSTROM, RICHARD;KEATS, DENNIS R.;REEL/FRAME:004057/0388
Effective date: 19821004
Owner name: MICRODATA CORPORATION, MICHIGAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VAHLSTROM, RICHARD;KEATS, DENNIS R.;REEL/FRAME:004057/0388
Effective date: 19821004
|Sep 21, 1990
|Fee payment
Year of fee payment: 4
|Oct 25, 1994
|Maintenance fee reminder mailed
|Mar 19, 1995
|Lapse for failure to pay maintenance fees
|May 30, 1995
|Expired due to failure to pay maintenance fee
Effective date: 19950322


text:
Fleischmann prepared to defend funds to Oak Ridge in first term as congressman
As he prepares to be sworn in Wednesday in Washington, D.C., U.S. Rep.-elect Chuck Fleischmann has been spending time in the 3rd Congressional District getting up to speed on issues with elected officials and those who operate and supervise Department of Energy facilities at Oak Ridge.
"It's been nonstop, except for Christmas," Fleischmann said.
He succeeds U.S. Rep. Zach Wamp of Chattanooga, who did not seek re-election but instead ran for the Republican nomination for governor, which he lost to Knoxville Mayor Bill Haslam. A Republican like his predecessor, Fleischmann, 48, lives in Ooltewah and practices law in Chattanooga.
Roane County Executive Ron Woody heard Fleischmann speak and met with him briefly at a recent meeting of the East Tennessee Economic Council in Oak Ridge.
"He wants to be very much involved, like Zach Wamp, making sure the national lab and DOE facilities in Anderson and Roane counties have their funding," Woody said.
"I think we have an advocate there. We have a freshman that doesn't have the political clout that Zach Wamp had, but he will over time."
During the campaign, Fleischmann vowed as a conservative that he would fight tax increases and out-of-control spending, but he has said since that he also supports the mission of the DOE operation in Oak Ridge.
After the Nov. 2 election, Fleischmann was in Washington for briefings and to get his office assignment, in the Cannon Building. He's among 85 new Republicans elected to the House, which is more than a third of the party's incoming majority.
He's also found an apartment in a row house, where he plans to live alone. He said it's within a stone's throw of the U.S. Supreme Court building.
After the briefings, he attended a program put on by the John F. Kennedy School of Government at Harvard University, in part because U.S. Secretary of Energy Steven Chu presided over a roundtable discussion on energy issues.
"I was the only member of the Tennessee delegation" to attend, Fleischmann said. "I had an opportunity to meet with the energy secretary."
He said he also has spent time in Oak Ridge getting briefed on missions at Y-12, Oak Ridge National Laboratory and the East Tennessee Technology Park, where a former uranium enrichment plant is being cleaned up.
In his meetings with elected mayors the week before Christmas, he talked and listened, several officials said.
Anderson County Mayor Rex Lynch said continuation of the mission of the DOE facilities was discussed, along with getting more jobs in the county.
Union County Mayor Micheal Williams said he listened more than he talked at his meeting with Fleischmann. But he and the mayors of Plainview, Luttrell and Maynardville told the new congressman that local governments do not appreciate unfunded mandates, Williams said.
"I think he was aware of that," he said. "The thing I got out of it was he wanted to spend more time out in the district, which I thought was good."
Fleischmann said a new calendar developed by the Republican leadership was set up so congressman can spend more time in their districts.
He has been putting his staff together with the aid of Chip Saltsman, a former Tennessee Republican chairman and a key campaign adviser who has led his transition team.
Saltsman, manager of former Arkansas Gov. Mike Huckabee's presidential campaign in 2008, will continue as an adviser and may have another role.
"We're talking about some things," Fleischmann said.
The staff includes Daphne Kirksey as his district director, who will supervise offices in Chattanooga and Oak Ridge. Most recently she assisted families relocating to Chattanooga to work at the Volkswagen plant and previously was on the staff of Don Sundquist, when he was a Memphis congressman and then governor.
Fleischmann grew up in New York, graduated with honors from the University of Illinois, and then came to Knoxville to attend and graduate from the University of Tennessee law school. There, he met his wife, Brenda, with whom he has three sons, Chuckie, Jamie and Jeffrey.
He also met Knoxville lawyers Jeffrey Hagood and Todd Moody, who are among his best friends, in law school. The Knoxville lawyers are godfathers to two children, and one son is named for Hagood.
Hagood said he and Fleischmann talk almost every day. He described him as someone who "wears well."
Does he give him advice?
"Probably more than he asks for," Hagood said. "Chuck is one of two of my closest friends in the world. Close friends give advice, solicited and unsolicited. I told him a couple of things, to be himself."
He also recommended that he "hang" pretty close to U.S. Rep. John J. Duncan Jr., R-Knoxville.
Hagood and Moody are planning to attend Fleischmann's swearing-in ceremony, set for noon Wednesday.
Georgiana Vines, retired News Sentinel associate editor, may be reached at 865-577-6612.
Subscribe to the News Sentinel
Need Help?
Call us at 1-877-304-7769.
Monday – Friday: 7 a.m. – 3 p.m. / Saturday & Sunday: 7 a.m. – 11 a.m.


text:
News... but not as you know it
59.1m shares
One of the darkest days in the history of English rugby.
The WWE backing track only serves to add even more drama to the bout.
There is no suggestion of any wrongdoing on his part
Once again you can blame science for everything.
The protester was shot at point-blank range.
There's been a breakthrough.
In case you needed reminding that the deep sea is horrible.
For the love of god, this is BS.
Hopefully no one orders pork.
Get us in your feed


text:
Florida FBLA-PBL is a state organization of Future Business Leaders of America-Phi Beta Lambda. You may visit the national organization site at www.fbla-pbl.org. The first FBLA chapter in Florida was Hillsborough High School and the first PBL chapter in Florida was the University of Tampa. Both chapters started in 1948. Florida FBLA-PBL received its official state charter in 1951. Read More
I believe education is the right of every individual.
I believe the future depends on mutual understanding and cooperation among business, industry, labor, religious, family and educational institutions, as well as people around the world. I agree to do my utmost to bring about understanding and cooperation among all of these groups.
I believe every person should prepare for a useful occupation and carry on that occupation in a manner that brings the greatest good to the greatest number.
I believe every person should actively work toward improving social, political, community, and family life.
Read More
Oct. 30-Nov. 1 FBLA-PBL State Fall Leadership Conference
Registration Packet
Online Registration Form
Florida FBLA/PBL © 2015 | Home | Privacy Policy | Disclaimer | Contact Us


text:
Search engine optimization (SEO) requires time and money. Are you putting your efforts into the right places? This column will examine tactics for improving the effectiveness of SEO initiatives, such as Web site structure, link building, and social media marketing, as well as business issues such as selection of an SEO provider, managing your reputation management, and the process that goes into a proper SEO initiative. This column will ultimately help you to determine where you may want to spend your time and/or money so that you are successful in gaining traction in this very dynamic medium.
Mar 2, 2014 - If your website is hosted outside of China, localizing your SEO strategy for the country has its challenges. Here are two tips that could help. Comments
Feb 19, 2014 - You don't need me to tell you that change is the only constant in search marketing. Now, people are becoming more sophisticated in their searching, using longer queries, more precise terms, and more contextual info. Comments
Feb 5, 2014 - How will SEO in 2014 be different from 2013? What do we need to do to overcome future update issues? Here are six things every SEO professional should be concerned about in 2014. Comments
Jan 28, 2014 - If you're thinking of advancing your career or want to add a skill to your arsenal, make sure you have command over these five essentials. Comments
Jan 23, 2014 - The huge task of selecting a new agency starts with a detailed examination of your environment and unique needs. Comments
Jan 23, 2014 - In in order to effectively deliver value to global markets, you must use all available tools and make sure to speak their language accurately. Comments
Jan 16, 2014 - Google dominated search marketing news in 2013, especially with secure search (keyword data not provided), the Hummingbird algorithm, and Panda/Penguin updates. Comments
Jan 8, 2014 - You have immediate control over on-site optimization; it's one of the most impactful marketing strategies for a B2B or corporate site. Here are 5 ways to evaluate your on-site SEO. Comments
Jan 5, 2014 - I want to bring you some new perspectives on the largest search engine in China. Comments
Jan 2, 2014 - As SEO gets more content-centric, let's look at 8 trends that we need to be equipped with this year. Comments
Jan 2, 2014 - Learn about three areas where opportunities exist to maximize the value that SEO and search marketing bring to a geo-focused enterprise. Comments
Dec 11, 2013 - PageRank is only one of the ranking factors Google uses. Now that it's updated only infrequently, where should webmasters focus to improve a site and URL's perceived authority? Comments
Dec 9, 2013 - I'm optimistic that in 2014, marketers will leave the hype and put the theories into action. Comments
Dec 9, 2013 - With the changing algorithms of search engines, an international SEO marketing strategy needs careful planning to be successful. Comments
Nov 27, 2013 - What sets search marketing leaders apart is the ability to effectively deploy resources and manage with agility through uncharted waters. Our management of the three Vs of big data drives our approach to SEO and search marketing excellence. Comments
Nov 17, 2013 - Let's go through some simple objectives and paradigm shifts that can help your digital strategy achieve hard business goals. Comments
Nov 13, 2013 - Search trends and behaviors are changing, so should your content's focus. Comments
Nov 13, 2013 - SEOs must strive for a combination of both quality and quantity, but there's always a tension between the two. Sometimes it can feel that by focusing on one it means losing ground on the other. Comments
Nov 12, 2013 - SEO is undergoing significant change. Here are several sensible and logical things marketers can do today to mitigate the effects of encrypted search by Google. Comments
Nov 10, 2013 - Can social media replace search? Consider these 6 steps to deploy and manage your search and social projects. Comments
Oct 30, 2013 - Do you think your website might have been affected by the Hummingbird algorithm Google quietly rolled out in August? Columnist Dave Lloyd from Adobe explains what's new and how marketers should change their SEO strategy. Comments
October 21-22, 2015
November 17-19, 2015
November 25-26, 2015
April 11-13, 2016
Spring 2016
US Consumer Device Preference Report
Traditionally desktops have shown to convert better than mobile devices however, 2015 might be a tipping point for mobile conversions! Download this report to find why mobile users are more important then ever.
E-Commerce Customer Lifecycle
Have you ever wondered what factors influence online spending or why shoppers abandon their cart? This data-rich infogram offers actionable insight into creating a more seamless online shopping experience across the multiple devices consumers are using.
October 13, 2015
1pm ET/ 10am PT
November 12, 2015


text:
My Acting Bucket List: Colleen Kollar Smith
The new Executive Director of San Diego Musical Theatre directs, choreographs, acts, sings, and creates
Jeff Smith 6 p.m., Oct. 8
Glacial lake with Mt. Goddard as a backdrop, Eastern Sierras.
February 28, 2013
I took a swim in this ice cold water, quite refreshing and quite shocking at the same time:-)


text:
As the only dedicated gynecologic and obstetrical physician practice in Livingston Parish, Magnolia Obstetrics & Gynecology offers adolescent and adult women the unique care they deserve.
Surgical procedures are performed at North Oaks Medical Center and North Oaks Surgery Center in Hammond. Deliveries are performed at North Oaks Medical Center in Hammond.
September is National Ovarian and Gynecologic Cancer Awareness Month. This is the perfect time for women to schedule their well-woman exams and determine if they—or someone they love—are due for an important preventive health screening.
Breastfeeding offers many benefits to baby and to mom.
Local Obstetrician and Gynecologist April A. Sandifer, MD, has joined North Oaks Physician Group in practice with Magnolia Obstetrics & Gynecology.
Flip through any magazine or walk down the aisles in any supermarket today, and you will see ads, labels and displays for foods and supplements promoting probiotics. We are told these are good for us, but what exactly are they and do we need them to be healthy?
Kimberly N. Guillory, MD, has joined the North Oaks Physician Group practice of Magnolia Obstetrics & Gynecology. New patient appointments are now being scheduled for adolescent and adult women at the practice's locations in Hammond and Walker. To schedule an appointment, call (985) 230-7650 in Hammond or (225) 664-3948 in Walker.
North Oaks proudly participates as a provider in most health plans, traditional indemnity insurances, Medicare and Medicaid. View the full list
Be the first to know! Register your email address below to receive updates on our services and events.
North Oaks Health System is one of Louisiana's largest and most progressive community hospital organizations and is strategically based between New Orleans and Baton Rouge. For more than 50 years, we have made it our mission to improve lives, every time and with every touch. Facilities in Tangipahoa and Livingston Parishes include an acute care hospital, a rehabilitation hospital, two outpatient diagnostic & treatment centers, an outpatient surgery center, two outpatient rehabilitation clinics, a hospice agency and a growing physician group for primary and specialty care. Visit us at http://www.northoaks.org
15790 Paul Vega, MD, Drive
Hammond, LA 70403 | (985) 345-2700
North Oaks Health System and its wholly owned entities do not discriminate on the basis of race, color, national origin, disability, limitations or age. North Oaks Health System and its wholly owned entities will take reasonable steps to ensure that persons with disabilities, including persons who are deaf, hard of hearing, or blind, or who have other sensory or manual impairments, or Limited English Proficiency (LEP) have meaningful access and an equal opportunity to participate in our services, activities, programs and other benefits.
Patients and their families will be informed of the availability of such assistance free of charge, and all necessary auxiliary aids and services shall be provided without cost to the person being served.


text:
We highlight the connections among food, water and energy, promoting a sustainable future through our projects including:
Looking into the connections between parts of complex food, water and energy systems can yield eye-opening and important results. This week's Eco News features this type of research. There are stories of how important immigrants are to milk production, the outcome of massive herbicide use and a look at cities bearing the costs having clean water. Learn about these items + more!
In this week's installment of Our Heroes, we talk with Jennifer Pitt of the Environmental Defense Fund (EDF), one of River Network's 2015 River Heroes. Pitt manages EDF's efforts on the Colorado River to protect and restore the river's delta. In 2014, she helped bring water to the Delta for the first time in five decades.
The woods of North America are a veritable cornucopia of food - plenty of it really yummy. A great example is the pawpaw, America's largest indigenous fruit! With a tropical taste, a variety of culinary uses and a large range, it's a shame that pawpaws aren't a snack staple. Go out and get a hold of one of these super local fruits!
As we enter fall, we can expect peak foliage, peak pumpkin spice and, sadly, peak harmful algal blooms (HABs) in US waters. What's the deal with toxic algae blooms and why is the problem getting worse?


text:
Your Selections:
Sort by:
Show Filter
- 15 items
Related Searches
Related Products
Decorative Paper Straws
Have guests sip in style with decorative paper straws. Each straw is adorned with a creative design and ensures whatever ...
Eyelet Paper Lanterns
Upgrade plain party paper lanterns to eyelet paper lanterns for extra pizzazz! These pretty paper lanterns come in your choice ...
Geometrical Star Lanterns
Bring star power to your party with help from geometrical star lanterns. Uniquely shaped and available in the vibrant color ...
Accordion Paper Lanterns
Have a ball with any type of party or event thanks to these accordion paper lanterns. Available in your choice ...


text:
Back to School
A collection of topical books and products organized by holiday and age group.
Little Ones
Clifford Goes to Kindergarten
By Norman Bridwell
Scholastic Inc.
- May 2015
- Ages 3–5
- $3.99
Emily Elizabeth is starting kindergarten and she's a little nervous. Good thing that the teacher sent a note home that says each child can bring something from home to make the transition a little easier. But the teacher didn't bet on a child bringing something—or someone—as big as Clifford!
What I Saw in the Teachers' Lounge
By Jerry Pallotta; Illustrated by Howard McWilliam
Cartwheel Books
- July 2015
- Ages 5–7
- $6.99
What do teachers actually do every day in the teachers' lounge? When an imaginative child peeks inside, he embarks on a wild, funny adventure you'll never forget. Who knew that teachers surf, hike, eat frog-eyeball soup, and walk through the rain forest—all while in the teachers' lounge?
First Grade, Here I Come!
By Tony Johnston; Illustrated by David Walker
Cartwheel Books
- July 2015
- Ages 3–5
- $8.99
Kindergarten? Done! Watch out everyone, 'cause first grade, here I come! From award-winning author Tony Johnston and David Walker comes the perfect book for first-time First Graders.
ABC School's For Me!
By Susan B. Katz; Illustrated by Lynn Munsinger
Scholastic Press
- July 2015
- $16.99
- Ages 3–5
Cuddle up with your little bear and enjoy this rhyming read-aloud chock-full of the ABCs of school. There's so much alphabet to explore!
Peppa's Chalk ABCs
By Scholastic
Scholastic Inc.
- August 2015
- Ages 3–5
- $10.99
Learn to write with Peppa in this fun chalk book that features write-on, wipe-off pages. This adorable book includes sturdy board pages with a chalkboard coating for writing, a pack of colorful pink chalk, and a wipe-off eraser so kids can enjoy writing along with Peppa again and again.
By Harry Bliss
Scholastic Press
- August 2011
- $16.99
- Ages 3-5
Meet Bailey, a dog who surprises and charms his fellow human classmates with his irrepressible antics. Follow Bailey the dog as he gets ready and goes to school. Should he wear the red or blue collar? Both are so fashionable! Will he be late? That squirrel is a distraction! And what about Bailey's homework? Would you believe he ate it? That is what dogs do, after all. In this funny new book from the best selling children's illustrator Harry Bliss, school proves to be an unexpected place for Bailey to do all sorts of things he loves: reading, fetching, painting, digging, singing—and making friends!
Where's My Homework?
By Michael Garland
Cartwheel Books
- June 24, 2014
- Ages 3-5
- $6.99
A hilarious school story that explores all the possible places your homework might be hiding! When a young boy's homework goes missing, who is to blame? Of course the aliens beamed it up, or perhaps the pirates plundered the pages, or maybe the wicked witch turned his homework into a frog! Or did a dog actually eat it? With a vivid imagination and hilarious art style, Michael Garland hits all the right notes in this wonderful back-to-school story.
By Todd H. Doodler
Scholastic Press
- September 2013
- $4.99
- Ages 3-5
From Todd Doodler, the creator of BEAR IN UNDERWEAR, comes a silly story about a polite, well-behaved Tyrannosaurus rex who discovers that being a dinosaur is tough work. Rex is bigger than all the other kids in class. He's bigger than his teachers! His gym clothes don't fit. His desk is too small. And he is horrible at playing hide-and-seek. But worst of all, everyone thinks he's super scary! But that doesn't get Rex down! Instead he teaches everyone exactly why being different is great in this hilariously heartwarming story about making friends, getting along, and learning to say RAWR!
How Will I Get to School This Year
By Jerry Pallotta/Illustrated by David Biedrzycki
Cartwheel Books
- July 2013
- $6.99
- Ages 3-5
A hilarious back-to-school story from bestselling duo Jerry Pallotta and David Biedrzycki! Embarrassed by getting dropped off at school by mom or dad? School bus more trouble than it's worth? If you could choose, how would you get to school? In their latest effort, bestselling duo Jerry Pallotta and David Biedrzycki playfully imagine all of the different ways a child could get to school—from jumping with frogs to riding on the back of your very own elephant. Kids will surely love the imagination in Pallotta's story and laugh along with every one of Biedrzycki's humorous illustrations.
Bugs in My Hair!
By David Shannon
The Blue Sky Press
- September 2013
- $17.99
- Ages 4-8
Is something bugging you? Bestselling award-winner David Shannon shows the funny side of waging war against—foh no!—head lice. This book is guaranteed to make you laugh—and itch! From the opening picture of a happy, oversized louse appearing with his suitcases, you know these bugs are determined to stay, and Mom is about to go nuts! Nobody talks about them, but they are everywhere. (Some estimate 20 million children a year host them.) Oh the shame and humiliation of having bugs in your hair! But if you go to school, or have play dates, chances are good you might meet them someday. Maybe you already have! Lucky for you, the unwelcome bugs in this story are so funny you will be laughing aloud—even when Mom attacks them with battle-tested anti-lice weapons. Shannon peppers his hilarious scenes with fun, "nitpicking" facts about these "lousy" critters and pokes fun at common denial: "It's probably ash from that volcano in Pogo Pogo." Soon the party's over—Bye-bye, Little Nasties! Once again Shannon has created a fresh, highly entertaining read-aloud classic that begs to be read again and again.
Eddie Gets Ready For School
By David Milgrim
Cartwheel Books
- July 2011
- $8.99
- Ages 4-8
Fall in love with Eddie as he gets ready for school! Now that Eddie can get ready all by himself, his morning routine is anything but ordinary!
• Wake up (with a megaphone)
• Get dressed (up in a costume)
• Pack a snack (a watermelon's perfect)
• Find something for show-and-tell (No, not the TV!)
• Run like mad to catch bus!
With understated humor and uproarious illustrations, David Milgrim's first checklist book gets you to school on time, and in a great mood.
Super Silly School Poems
By David Greenberg, Illustrated by Liza Woodruff
Orchard Books
- June 24, 2014
- Ages 6-8
- $6.99
A collection of silly poems that's perfect for back-to-school! This school-themed collection contains wacky, wonderful poems about a recess secret, a show-and-tell mystery, a handful of homework excuses, and a sneaky, slithering, escaped class pet. These poems are sure to tickle the funny bone of any kid who's ever endured a gross cafeteria lunch or a teacher with eyes in the back of her head. David Greenberg's silly school poems will speak to kids, parents, and teachers alike. Liza Woodruff's fun illustrations are a perfect fit for these poems.
Lotus Lane #1: Kiki: My Stylish Life
By Kyla May
- June 2013
- $4.99
- Ages 6-8
Kiki, Coco, and Lulu are the BEST of friends. They even have their very own club! But Mika, the new girl, is shaking things up on Lotus Lane. This first book is written as Kiki's diary—with illustrations and doodles throughout. Kiki LOVES creating cool outfits, hanging out with friends, and collecting fun facts like these:
Fact: I am a member of the Lotus Lane Girls Club.
Fact: I will one day be a VERY famous fashion designer.
Fact: My new neighbor Mika is trouble--triple trouble!
Fact: Even chickens must look their best.
Read Kiki's diary to find out all about life on Lotus Lane!
Eerie Elementary #1: The School is Alive!
By Jack Chabert, Illustrated by Sam Ricks
- June 24, 2014
- Ages 6-8
- $4.99
Eerie Elementary is one scary school! In this first book in the series, Sam Graves discovers that his elementary school is alive! Sam finds this out on his first day as the school hall monitor, and must defend himself and his fellow students against the evil school. Is Sam up to the challenge? He'll find out soon enough: the class play is just around the corner. Sam teams up with friends Lucy and Antonio to stop this scary school before it's too late.
Middle Grade
Third Grade Angels
By Jerry Spinelli
Arthur A. Levine Books
- July 29, 2014
- Ages 7-10
- $5.99
The long-awaited prequel to the bestseller Fourth Grade Rats.
George, aka "Suds," has just entered third grade, and he's heard the rhyme about "first grade babies/second grade cats/third grade angels/fourth grade rats." But what does this mean for his school year? It means that his teacher, Mrs. Simms, will hold a competition every month to see which student deserves to be awarded "the halo"—which student is best-behaved, kindest to others, and, in short, perfect. Suds is determined to be the first to earn the halo, but he's finding the challenge of always being good to be more stressful than he had anticipated. Does he have to be good even outside of school? (Does he have to be nice to his annoying little sister?) And if Mrs. Simms doesn't actually see him doing a good deed, does it even count? Third Grade Angels is a warm, funny return to elementary school from master storyteller Spinelli.
Scholastic Children's Dictionary
By Scholastic
Scholastic Inc.
- August 2013
- $19.99
- Ages 8-12
The bestselling Scholastic Children's Dictionary is newly updated for 2014. Some of the outstanding new features include: brand new cover, a focus on emerging technology terms, an updated and expanded Geography section, and an additional 64 pages of new content. New entries and definitions have been written by prominent lexicographers and reviewed by an advisory board of educators and librarians. The Scholastic Children's Dictionary is the only children's dictionary to include a thesaurus, grammar guide, punctuation guide, idiom guide, and geography section.
• 64 pages of new content-for the same price as the previous edition!
• Updated and expanded geography section with flags of all 50 states and all the countries of the world
• Hundreds of new words
• New technology terms
• Dozens of brand-new images throughout the dictionary
• Exciting new cover
• Aligned with the Common Core State Standards
• Includes all Tier 2 High Frequency Academic Vocabulary words
Star Wars: Jedi Academy
By Jeffery Brown
Scholastic Inc.
- September 2013
- $12.99
- Ages 8-12
This incredible, original story captures all of the humor, awkwardness, fun, and frustrations of middle school—all told through one boy's comics, journal entries, letters, doodles, and newspaper clippings. The setting? A galaxy far, far away...Roan's one dream is to leave home and attend Pilot Academy like his older brother, father, and grandfather. But just as Roan is mysteriously denied entrance to Pilot Academy, he is invited to attend Jedi Academy—a school that he didn't apply to and only recruits children when they are just a few years old. That is, until now...
This inventive novel follows Roan's first year at Jedi Academy where, under the tutelage of Master Yoda, he learns that he possesses more strength and potential than he could have ever dreamed. Oh, and he learns other important things too—like how to make a baking soda volcano, fence with a lightsaber, slow dance with a girl, and lift boulders with the Force.
The Great Greene Heist
By Varian Johnson
Arthur A. Levine Books
- May 27, 2014
- Ages 10-14
- $16.00
Saving the school—one con at a time.
Jackson Greene has reformed. No, really he has. He became famous for the Shakedown at Shimmering Hills, and everyone still talks about the Blitz at the Fitz.... But after the disaster of the Mid-Day PDA, he swore off scheming and conning for good. Then Keith Sinclair—loser of the Blitz—announces he's running for school president, against Jackson's former best friend Gaby de la Cruz. Gaby hasn't talked to Jackson since the PDA, and he knows she won't welcome his involvement. But he also knows Keith has "connections" to the principal, which could win him the election whatever the vote count.
So Jackson assembles a crack team to ensure the election is done right: Hashemi Larijani, tech genius. Victor Cho, bankroll. Megan Feldman, science goddess and cheerleader. Charlie de la Cruz, point man. Together they devise a plan that will bring Keith down once and for all. Yet as Jackson draws closer to Gaby again, he realizes the election isn't the only thing he wants to win.
Miss Pells Never Misspells
By Steve Martin/Illustrated by Martin Remphry
Scholastic Reference
- January 2013
- $9.99
- Ages 10-14
More cool ways to remember stuff! From acronyms to rhyming lists, this book makes remembering facts a breeze. Full of spelling, punctuation, and grammar memory tips; ways to improve vocabulary; geography hints; and much more!


text:
I cannot remember a time when I was not creating art. I am
now an emerging artist/painter and an adjunct art professor interested in exploring
possibilities inside and outside of gallery and academic culture.
I work primarily in oil and enamel, fascinated with contrasts and dichotomies, from painterly to smooth, and dimensional to flat. I also dabble in watercolor, India ink and photography. I design all of my work digitally, creating reference images for use while painting. You can see some of my work at www.melaniesinclair.com. I believe my work expresses a deep approval for and acknowledgement of independence and is a harbinger for being true to oneself in a society that screams homogenization and loss of individual identity. I express myself through my range of incomplete characters who symbolize the continual process of growth we all experience. Through the voices of flame haired girl, the mask, geisha girl and others I speak about the human condition
Sensitive Creativity
Creative, crafty, artsy people gather beneath canopies, set up their tables, and prepare for an onslaught of art minded kindred to explore t
Juxtapoz Magazine - Designs by Verner Panton
Considered one of Denmark's, not to mention the world's most influential 20th century furniture and interior designers, Verne..
How To Detox Your Liver Naturally
The modern diet, environmental pollutants, and our increasing dependence on toxic personal care products have put our livers on serious over
Anonymous Southern White Woman: 'Y'all Bitches Need to Get the F*ck Back...
I am sick and tired of this motherfucking Congress on this motherfucking plane! Listen up, you Tea Party asshats. You say that you love the
Die Fleas! Die! Die! Die! Freaky Cheap Flea Control
DON'T PANIC! Flea control can be cheap, easy and 100% organic. People are too often scared into parting with their money for toxic flea cont
Tropes Vs. Women in Video Games: Damsels in Distress Part 3
Welcome to the third installment of Feminist Frequency's investigation of gendered tropes in video games, where we're still, probably not su
222 Fifth Dinnerware, Mia Blossoms 16 Piece Set
Bold red and white cherry blossoms bloom on a casual set for warm, contemporary decor. From 222 Fifth dinnerware, these dishes feature minim
Rabbit fortune-telling
Touch screen to tell fortunes, please. A rabbit gives you a japanese written fortune.
Call For Entries!! Artists, Designers, Retailers on Detroit's Avenue of ...
Dear Friends,. As many of you know, this summer I will be acting as Creative Director for a project that will transform an entire city block
Android's leading compass app with location display and geo-tagged notes.ANDROID'S LEADING COMPASS APP Featured in "Best Android Apps, The G
Gallery - Category: Cecilia Paredes - Image: Cecilia Paredes_4
Online version of the leading monthly contemporary and underground art bible, Juxtapoz Art and Culture Magazine, with featured articles, blo
Get Money Out
Over 250,000 people have joined the fight to Get Money Out of politics. Add your voice to demand reform.
Watch Stephen Colbert's Defense of Planned Parenthood
During the fight over the federal budget, Republican Senator Jon Kyl stated that over 90% of the services performed by Planned Parenthood we
Free Fax • Free Internet Faxing
Free Internet Faxing - Send faxes to anywhere in the U.S. and Canada for free
UC Davis Students' Creepy, Powerful Protest Against Pepper-Spray Chancellor
Here's UC Davis Chancellor Linda Katehi—whose resignation has been demanded by students and at least one faculty member over yesterday's hor
Occupy Wall Street: Protesters Violently Arrested in New York
Eye-witnesses are claiming police brutality accompanied three arrests in New York City's Zuccotti Park. NYPD sought to tear down tents and s
WSYX ABC6 On Your Side Top Story - Halloween Hangman Too Scary for Dubli...
WSYX ABC6 On Your Side Top Story - Halloween Hangman Too Scary for Dublin Drivers - DUBLIN -- A very realistic Halloween decoration is appar


text:
Select Local Merchants
Avenue Restaurant and LoungeRead MoreStop by Avenue Restaurant and Lounge in Vancouver for a quick and tasty bite to eat. Warm weather, delectable dishes, and an awesome atmosphere make for a dream night out at Avenue Restaurant and Lounge. Amp up your evening with some music — live bands or a DJ often perform here. Those hoping to avoid the weekend rush will do best visiting the restaurant during the week. Parking by the restaurant is a breeze, so feel free to bring your own set of wheels. If you're looking to rack up your frequent flyer miles, feel free to pay by major credit card.9115 Northeast 117th AvenueVancouver, WA US
Me Ultra LoungeRead MoreStop by Me Ultra Lounge in Vancouver for flavorful fare and refreshments. For entertainment while you dine, the restaurant organizes live music or hosts a DJ spinning. Me Ultra Lounge has live DJs spinning some evenings. Enjoy live music with your food and drinks at Me Ultra Lounge as well. If crowds aren't your thing, it's best to visit Me Ultra Lounge during the slower weekday hours. Fed up with difficult parking? At Me Ultra Lounge, you will find easy nearby parking and good eats.1510 Washington StVancouver, WA US
Rusty Grape VineyardRead MoreWhen Jeremy Brown's wife was expecting her second child, the couple realized their small house wasn't going to fit a family of four. Upon moving to a 5-acre fixer upper outside Battle Ground, the pair raised their kids as Jeremy nurtured another project: using those acres to create his own winery. Since starting with his quaint, Tuscan-inspired tasting room, Jeremy has expanded his grounds to include several large patios and a wood-fired oven in the kitchen, where chefs prepare pizzas and small plates. Live musicians grace Rusty Grape Vineyard's stage Wednesday–Saturday, adding soothing tunes that complement the tasting room's draft beers and rotating selection of wine by the glass and bottle. Available pours might include a 2011 riesling or a complex red wine whose hints of cranberry give way to an oatmeal-cookie finish.16712 NE 219th St.Battle Ground, WA US
Countree Kitchen & Timbers SaloonRead MoreTake a trip to Countree Kitchen & Timbers Saloon in Amboy and make your next meal a good one. On warmer days, take advantage of Countree Kitchen & Timbers Saloon's outdoor seating. Countree Kitchen & Timbers Saloon keeps your ears entertained with live music or a DJ. Live DJs often entertain the evening crowd while dining. Music lovers can enjoy live performances at Countree Kitchen & Timbers Saloon as well. Prepare to face the crowds if you visit on the weekend — Friday and Saturday are Countree Kitchen & Timbers Saloon's busiest days. Need to get out of the house? Order and pick up from Countree Kitchen & Timbers Saloon. Pull into one of the many parking spaces nearby if you choose to drive to the restaurant.39813 NE 216th AveAmboy, WA US
ParagonRead MoreTraditional American cuisine combines with an avant garde attitude at Paragon. No need for those with special dietary needs to miss out on Paragon — the restaurant has plenty of low-fat, vegan, and gluten-free items on the menu. Pair your entree with a glass of wine or draft beer — Paragon has a fully-stocked bar to complement your meal. Youngsters don't need to sit out a trip to Paragon — it's super family-friendly and perfect for little diners and their folks. Got a big family? Tons of friends? An entire soccer team? Consider the private room at Paragon, where large groups can get together to celebrate life's biggest milestones. Perfect for after-work outings, Paragon's happy hour is hard to beat. Free wifi is available as well. At Paragon, there's no need to confine your meal to a traditional dining room — outdoor seating is available when the weather is warm. For those who enjoy entertainment while dining, Paragon hosts live DJs. Canines of all kinds are also welcome at dog-friendly Paragon. Reserve your table ahead of time if you're heading over to the restaurant on a Friday and Saturday — it can get quite crowded during the weekend. Take it nice and easy at Paragon, where casual dress is the rule of the day. For those in a hurry, the restaurant lets you take your grub to go. Looking for something delicious to serve at your next party? Paragon also offers catering. Street parking is available, or, on busy nights, a nearby lot is another option for drivers. Prices are a bit on the higher side, so this might be a good pick for a special night out. Paragon accepts all major credit cards, including Visa, Mastercard, Discover, and American Express.1309 NW Hoyt StPortland, OR US
Lucky House Restaurant and LoungeRead MoreIf you're craving Chinese food, try Portland's Lucky House Restaurant and Lounge. Lucky House Restaurant and Lounge is also a good option for those with special dietary needs, offering both low-fat and gluten-free items on the menu. Pick your poison and toast your evening — drinks are also served here. Take the kids along too — Lucky House Restaurant and Lounge is a great spot for families with food that even little ones will love. Make those early evening hours happy ones and swing by for some discounted food and drink deals after work. For those big group gatherings, Lucky House Restaurant and Lounge provides plenty of space to have a good time. Up for grabs (and free of charge) is Lucky House Restaurant and Lounge's wifi. If dining outdoors is your idea of a good time, you'll love the gorgeous patio seating at Lucky House Restaurant and Lounge. Expect to wait longer for weekday service as the after-work crowd tends to fill the restaurant. If you're in a hurry, place an order for pickup instead. Feed the gang at your next get-together with catering from Lucky House Restaurant and Lounge as well. Lucky House Restaurant and Lounge provides easy access to an adjacent lot. You can eat for next to nothing at Lucky House Restaurant and Lounge, where a typical meal will cost you less than $15. All major credit cards are accepted.5905 NE Halsey StPortland, OR US