text:
The men are worried that leaving Bill in the game could come back to bite them in the collective ass, because they think he might be able to split their "misfit alliance." Meanwhile, the women are eating snails, and they turn down Jonas's offer to use their fishing net and give them half of the haul.
Reward challenge offers a choice of three prizes: Comfort (pillows, blankets and a mattress), Protection (tarp), or Luxury (donuts and coffee). The challenge involves using a slingshot to fling coconuts at a giant grid of wooden panels. The winners must knock out five squares in a row or column. The women make quick work of it, disproving Coach's theory last season that women can't handle this slingshot. The women take the tarp, even though they really want the donuts and coffee, so at least they're not being complete idiots, yet.
Leif accidentally tells Bill that they nearly voted him out at the last Tribal Council. Mike rats him out to Colton, who pulls Leif aside and tells him that it was a dumb move, and Leif has sealed his fate. Of course, Colton can't go against Leif without calling a number of derogatory names related to Leif's stature, because Colton is a garbage person.
When the women get the invitation for the next challenge, it's a puzzle, so they figure that the challenge will be a puzzle as well, and they'll be paired. Kat immediately admits that she's terrible at puzzles so she needs to be paired with someone awesome, and not Alicia. Alicia takes offense to that, and thinks Kat is calling her stupid, and of course starts a fight with her minutes before they go to the challenge. Sabrina tries to quash it.


text:
Optional Drawer for Eagle 30" & 36" Bakers Hardwood Tables
Eagle Group | Model: 503006+605500
Eagle Group 503006+605500 Specifications
Optional Drawer for Eagle Hardwood Baker's Tables 30" and 36"
Model: 503006
Drawer Features:
Manufacturer Information
13 lbs.
20 in.
20 in.
5 in.
Shipping Information
Your order will be shipped from
Customer Pick Up
(Not Available for pickup)
Suggested Add Ons, Accessories and Parts
People Who Viewed This Also Viewed

subset: commoncrawl


text:
Delivery & Returns
Highlighted by an external reclining mechanism, this cuddler recliner adds accommodating style to your living room. Showcasing pillow arms and an attached back, the recliner features a casual design. Presenting casual style, this cuddler recliner will meet all your living room needs.
The 50433BR Shiloh Gray by Simmons Upholstery from Royal Furniture. We proudly serve the Memphis, Jackson, Nashville, Cordova, Tennessee, Southaven, Mississippi, Birmingham, Trussville, Alabama area. Product availability may vary. Contact us for the most current availability on this product.
Browse other items in the 50433BR collection from Royal Furniture in the Memphis, Jackson, Nashville, Cordova, Tennessee, Southaven, Mississippi, Birmingham, Trussville, Alabama area.
This item has been tagged as: Recliner, Reclining Chair, Glider Rocker Recliner, Rocking Recliner, High Leg Reclining Chair, Lift Recliner, Pop - Up Recliner, Reclining Chair and Ottoman, Motion Recliner, Standard Recliner, No - Rock Recliners, Wall Recliners, Easy Chair, Living Room Chair, Living Room Furniture, TV Chair, Chair Recliner, Massage Chair, Massage Recliner, Swivel Rocker Recliner, Massaging Recliner
Nothing on this page may be copied or reproduced without explicit permission.
Drag anItem Here
To start a new blank room plan, enter the desired room dimensions below and click Create Room.
To request a new password, enter your username or e-mail address and click submit. A new password will automatically be emailed to you.
If you are still having trouble logging on after receiving your new password, please email firstname.lastname@example.com


text:
Cet Appartement 2 chambres louer Medicine Hat est maintenant disponible.
Apply yourself and Save Event On Now: Apply online before your appointment. Pre-approved applicants will qualify to reduce the required Security Deposit by $100
Apply today to see if you qualify for our lowest Security Deposit of $299
Welcome! To avenue living's Valleyview Apartments for rent in Medicine Hat.
Valleyview Apartments includes 1, 2 and 3 bedroom units and boasts great views of the coulees with scenic walking trails nearby. Upper suites have private balconies and air conditioning. Schools, recreation facilities, shopping, restaurants and other businesses are nearby including Medicine Hat College.
Terms: Minimum stay of 6 months
We accept cats and small dogs (under 20lbs) There is a $350 non-refundable pet fee required.
Words for the Wise
$199.00 Security Deposit for Seniors*
*Reduced Security Deposit for qualified individuals ages 55 and older
*Prerequisites and conditions subject to change
For more information on this or similar apartments please call us at
(403) 526-7996.
We look forward to welcoming you to your next new home!


text:
"Art making is a form of alchemy, in a way, because you are trying…to make gold from nothing. When it works very well is when you manage to turn the ordinary into the extraordinary."
"I haven't titled anything since the Film Stills. Beside the fact that I never felt very much of a wordsmith, I didn't want people to have a preconceived notion of what they're supposed to imagine."
-Cindy Sherman


text:
Blogging & Content: This Is Where Your Focus Should Be
Some bloggers agonize over choosing the perfect domain name. Others spend days choosing the perfect theme and the perfect colors.. Sill others research keywords like they're putting together a college thesis. In the end, your success as a blogger comes down to one thing: It's all about the content. Your content is really the only reason people visit your blog.
Subscribe to my exclusive newsletter, and learn how to grow your blog like the pros»
If you think about it, you probably have plenty of friends whose homes aren't decorated to your liking, yet you visit them on a regular basis because you value them as a person, you like the variety they add to your life and the conversation and exchange of information. The same holds true for your blog. Making a good first impression is important but, in the end, it's the value you add to your reader's life that counts.
Focus On Creating Great Content
Naturally, you want to put your best foot forward so do spend some time choosing a nice theme that compliments your content. And it's important to choose a short, easy-to-spell domain name. Once that's done it's time to focus on your content.
Bloggers today communicate using a variety of content – text, video, infographics, and podcasting – so don't think you have to stick with writing if writing isn't your strong point. In fact, if you mix it up on your blog it helps to keep things exciting and interesting.
In the beginning you'll want to do that extensive keyword research so you can find out what information people are searching for. After a while, though, it becomes second nature, especially once you start engaging and interacting with your readers.
What does "great" content mean? The key is to answer one question at a time as completely as possible. Using one keyword and answering one question makes it easier for your readers to understand and absorb your blog post, but it also makes for better SEO.
Now, whether you choose to answer that question in a blog post or with a video or infographic is entirely up to you. Only you know what it takes to connect with your specific audience.
Make It Easy For Your Readers To Share
Great content means sharable content, the two go hand-in-hand. So think about the types of content you share with your friends and fellow bloggers. What videos do you share on Facebook? What links do you share on Twitter? And when your share, what gets the biggest response from your followers?
Internet readers love sharing humorous content, killer images like infographics, vidoes, and list or link posts. Every single blog post doesn't have to be a work of art but you should focus on creating great, sharable content at least once a week. Learning how to make a video or graphic might be time-consuming in the beginning but it doesn't take long before you're a pro.
Next, make sure you have sharing buttons on your blog. You'd be surprised how many blogs don't have even a Twitter or Facebook button. A lot of your readers have no idea how to share content without those buttons, they don't know they can just copy and paste the link. So make it easy for your readers to share your great content by installing sharing buttons on your blog.
When you're learning how to blog online for money, you need to understand that the very first step is to create a website. If you're interested in starting your own blog, I have written a step-by-step guide that will show you how to start a blog and make money for as little as $3.49 per month (this low price is guaranteed only through my link). You will also receive your own domain name for free ($15 value) by clicking on this link and purchasing at least 12 months of hosting with BlueHost. Keep in mind that if you're learning how to make money off a blog, the first thing you need is your own self-hosted website. It will help you look more professional in front of your visitors, clients, companies, and everyone else.
Learn how I made $36,482 online in the past 12 months.
Simply input your best email below to get started.
2 Comments
I was – and am – always a true believer in delivering good content. In my opinion that is the number one method of getting (and keeping) a broad and trusted social network.
Blogging is king!


text:
Hello, PSE&G.
We're KSV – an agency that specializes in energy efficiency marketing with offices in New York, Vermont and Rhode Island.
We've been helping utilities achieve their goals for 38 years, and we'd love to do it for you.
For more energy insights, check out our Energy Wire blog.


text:
Renowned Explorers: International Society is a strategy adventure game set in a fictitious 19th century world. It introduces a unique attitude-based gameplay that challenges both your tactical and storytelling skills.
The Tampa Bay Rays (72-53) will head home from Baltimore to face off to the New York Yankees (67-59) for a three-game series this week-end. Tampa Bay is coming off back-to-back winning series vs the Toronto Blue Jays (57-70) last weekend and taking two of three versus the Baltimore Orioles (68-58) this month. These were big wins though they dropped camp fire . game on Wednesday night and fell back from your first house.Why do people bring this up while sequels? In the Renowned Explorers: International Society free steam game I listed, 10/12 are sequels. Exterior since as if sequels always be only kind of games made any a lot more.You to obtain the game of your choice on an internet-based Renowned Explorers: International Society free steam key shop. You will buy help and support exactly how to to run this performance. You just desire a computer or laptop with at least 1 GB RAM and 10 GB of free Hard Disk space. In addition you should have to install Direct X 9 along with many other necessary software programs to run your game smoothly in relation to your personal laptop or computer.The bond with a limited savings account is very useful to us especially whenever we have any Renowned Explorers: International Society free steam game goal like starting a definite business. Is actually usually ideal this situation money that is not in use at the moment, and may be required in the not to distant future. It is a good to saving money because among the restricted access and the fixed rate carried year on year. The cash grows and eventually produces very good results.Buy cd keys , purchase these games and install them on your to check out the difference in your life. If you feel any difficulty, take the assistance of game experts and discover the ways the best way to install and run him or her.
Categories: Adventure / Indie / RPG
Developer: Abbey Games
Publisher: Abbey Games
Release Date: Sep 2, 2015
Free update: Yes


text:
Platforms: Xbox One and PS4 (Played on both)
FIFA 14 is a PS4 and Xbox One launch game that falls firmly into the 'I've got it on my Xbox 360/PS3, do I really need another copy?' category. It's a fair point, especially if you are a PS4 owner thinking of buying a digital version from the PlayStation Store (Don't basically, it costs £62.99).
If you do make the step up, you will be happy to hear that online stats and Ultimate Teams will stay intact, though perhaps less pleased to hear the Be a Pro and FIFA Interactive World Cup game modes get the boot for the next-gen version.
Any progress made on Career mode will be left behind as well. Although, depending on how many hours you've sunk in there will be some compensation in the form of extra money to go into the transfer kitty or a top scout for the season to kickstart next gen careers.
Watch the FIFA 14 Xbox One and PS4 trailer
SEE ALSO: Xbox One vs PS4
Xbox One owners and Ultimate Team lovers will also get exclusive access to Ultimate Team Legends with a roster of 40 classic players to put alongside Messi and Ronaldo. Just think of that three pronged attack of Pele, Van Basten and er, Robbie Fowler.
The real differences are on the pitch and once you play FIFA 14 on an Xbox One or PS4, going back to it on the Xbox 360 and PS3 is a bit like stepping down to play in the Championship. First and foremost, FIFA 14 looks beautiful in 1080p HD. From the stadiums, new-look replays, game menus and players. The slick, sharp visuals are everywhere you look.
The EA Ignite game engine is a big reason why it looks and plays so differently. EA is using it across its next-gen sports titles and while the changes won't be immediately noticeable to most, two or three matches in you'll begin to appreciate how the Ignite engine is making use of the extra hardware power. The nitty gritty is that with the Ignite engine on board, FIFA 14 on next-gen consoles can deliver more detailed animations, smarter player AI, improved stadium atmospheres and crowds that look less like cardboard cut-outs.
SEE ALSO: 10 best Xbox One games
EA Sports has spoken a great deal about next-gen versions being able to 'tell the story' far better than current gen consoles, and that's entirely what comes across. With shorter loading times and less breaks in play, matches run much more fluently. There's no stalling when substitutions are being made. At throw-ins, players run to get the ball or get tossed the ball by the ballboy to keep the game flowing. Ultimately, there's no real need to frantically press buttons to try and get on with the game and that can only be a good thing.
The fluency filters into the gameplay as well. The emphasis is still on the slower, more patient style of football, but players now move around the luscious-looking pitches in a more natural and lifelike way. Even the ball rolls nicely to a nearby teammate when you make a pass or skid across the finely manicured turf when you drill a pass.
Variable passing and shooting is more noticeable as well. It's clearer to see when players strike the ball with the outside of the boot to make passes or make quick one-touch moves when forced into tight areas of the pitch. The impact engine really plays its part to create show off more of the pushing and shirt-tugging. It does mean, however, referees have a greater tendency to blow up for free-kicks because of it.
SEE ALSO: 10 best PS4 games
The stadium environment has also been improved thanks to the introduction of 3D crowds. We've had to put up with the lifeless looking supporters in the stands for a long time and while there's no risk of a pitch invasion or coins being thrown onto the pitch, the crowd atomsphere has a much more 'broadcast' feel to it. Supporters now react to action on the pitch. If one of your players is hacked down, fans will roar with disapproval at the clumsy tackle. If you are 5-0 up, they will be in good voice.
Most will, of course, be investing a large portion of match time in the online realms where you once again run the risk of more Barcelona and Real Madrid beatings. We jumped onto Xbox Live to test online matches and clearly there are still some issues to sort out. Before we could even get our online season session up and running, there were error messages telling us that 'squad file does not match that of your opponent' and requests to delete online squad files. By resetting to default squads we were finally able to play online and it was normal service resumed with nothing out of the ordinary to report.
FIFA 14 is the most beautiful instalment of the series yet and Xbox One and PS4 owners will not regret spending again to make the upgrade.
Next, read our picks of the best games of 2013
The ball physics seem to have also improved in the 360 demo, as has the shooting.
I'm looking forward to playing this on the Xbox one it should be a great game.
1) I play Fifa 13 on PC but it's recently plagued with the arena bug (screen stuck in the arena right before the match starts) when playing online. I thus ordered Fifa 14 for the PS3 for a larger user base and HDTV experience.
2) I never understood why scrolling menus were used in 12 and 13. Remember the legendary Fifa 99? The menus were all on one page -- just like 14 -- and they were very easy to navigate through and yet creative. I am glad they're back in 14.
3) On world class level, I found it quite difficult to score and to defend against the AI. I also thought the AI was speed-cheating here and there with ultra fast dribbling. Not sure if I am right or I just suck at it!
4) I also found the defense line unusually just standing still frozen even when the mid-fielders are playing the ball in their areas, and then suddenly it feels like they have come to life. It not only looks funny but it also ruins the realism of the game. Every player on the field must show some movement is my opinion.
5) On a big screen TV, even if the game is 720p, the graphics look sharp and the game plays ultra smooth. Of course, this is a demo so we'll wait and see how the full game plays.
6) Commentary in my opinion is still not impressive. One bug they definitely fixed to a modest extent is that the commentator now returns to the subject that was being discussed, when something interrupted the commentary. I doubt the entire commentary has been loaded into the demo so I still have some hopes. I can stand Martin Tyler but NOT Smith.
The reviewer says the pace of the game is still too fast... well i have a seriously important point to raise... if you play using manual only controls, you would find the game balance is absolutely spot on... the issue with the game is too many people rely on ASSISTED controls... this allows the computer to make the correct pass, all you do it press the button at the correct time to facilitate it... if you played manual, you would realise the depth this game has and overall a far more satisfying experience (with practice)
Try it, you might just realise what manual players have known since fifa 08
"Be a Pro and Interactive World Cup modes not carried over"
i'm sure i started the be a pro session last night?! In the career section.
Played both, hate the ps4 versions, the players are slow and lethargic, they turn like they are on a football pitch and the sluggish response to the through ball button is a disgrace. The AI of players is pretty bad to, especially when you chip a through ball to them.
The removal of 2 player co-op in FUT mode plus other missing parts mean this game loses a lot of appeal and essentially is a downgrade of the ps3 version.
In essence, next gen my arse.
More information -
Trusted Reviews is part of the Time Inc. (UK) Ltd Technology Network
Get TrustedReviews' award-winning reviews and advice delivered to your inbox for free!


text:
To embed, copy and paste the code into your website or blog:
Probate is the act or process of proving a will is valid and reflects the true wishes of a deceased individual, identifying and inventorying a decedent's property, paying any taxes and debts and distributing the reminder to the beneficiaries named in the will or according to state law. An easy way to think of the probate process is as a script that guides the orderly transfer of an estate according to specific rules created by each state.
How does the probate process work?
Probate works a little bit differently depending on which state law is being applied; however, it usually works like this: When someone dies, if they left a will, the person named in the will as the "executor" (or in some states the "personal representative") will need to file papers with the local probate court. When someone dies without a will, the court will appoint someone to act as the executor of the estate. Depending on the complexity of the estate an attorney may be necessary, and in any case hiring an attorney can help the executor navigate the sometimes complex web of rules that must be followed when probating an estate.
Once the court accepts the will as valid, and the executor is approved by the court, the executor must track down all assets that the decedent owned during life. Obviously, this can be quite a chore if the decedent did not leave details regarding owned stocks, bonds, financial institutions where accounts were held, insurance policies, etc- a major reason why planning during life can go a long way in helping loved ones after death. Once all assets are tracked down, the executor must take steps to appropriately secure and manage them while the probate process plays out (anywhere from a couple months to a year or more). The executor will then need to identify any debts that the decedent may still have held upon death, identify all beneficiaries, and notify any creditors that the decedent has passed away.
Creditors will then need to be paid out of the estate funds, after which the beneficiaries will receive anything that may have been left to them. Depending on the contents of the will, and on the amount of debts, the executor may have to decide whether or not to sell certain property to accommodate all creditors and beneficiaries. For example, if the will makes a number of cash bequests but your estate consists mostly of real estate, property might have to be sold to produce cash.
Once the court is satisfied that all creditors have been paid, all beneficiaries and assets have been identified, and all taxes have been paid, it will grant the executor permission to divide the remaining assets among the people named in the will (or if there is no will then to certain individuals based on state-specific laws).
Firefox recommends the PDF Plugin for Mac OS X for viewing PDF documents in your browser.
We can also show you Legal Updates using the Google Viewer; however, you will need to be logged into Google Docs to view them.
Please choose one of the above to proceed!
LOADING PDF: If there are any problems, click here to download the file.
See more
DISCLAIMER: Because of the generality of this update, the information provided herein may not be applicable in all situations and should not be acted upon without specific legal advice based on particular situations.
© The Virtual Attorney
Your first step to building a free, personalized, morning email brief covering pertinent authors and topics on JD Supra:
Sign up to create your digest using LinkedIn*
JD Supra provides users with access to its legal industry publishing services (the "Service") through its website (the "Website") as well as through other sources. Our policies with regard to data collection and use of personal information of users of the Service, regardless of the manner in which users access the Service, and visitors to the Website are set forth in this statement ("Policy"). By using the Service, you signify your acceptance of this Policy.
JD Supra collects users' names, companies, titles, e-mail address and industry. JD Supra also tracks the pages that users visit, logs IP addresses and aggregates non-personally identifiable user data and browser type. This data is gathered using cookies and other technologies.
The information and data collected is used to authenticate users and to send notifications relating to the Service, including email alerts to which users have subscribed; to manage the Service and Website, to improve the Service and to customize the user's experience. This information is also provided to the authors of the content to give them insight into their readership and help them to improve their content, so that it is most useful for our users.
JD Supra does not sell, rent or otherwise provide your details to third parties, other than to the authors of the content on JD Supra.
If you prefer not to enable cookies, you may change your browser settings to disable cookies; however, please note that rejecting cookies while visiting the Website may result in certain parts of the Website not operating correctly or as efficiently as if cookies were allowed.
Users who opt in to receive emails may choose to no longer receive e-mail updates and newsletters by selecting the "opt-out of future email" option in the email they receive from JD Supra or in their JD Supra account management screen.
JD Supra takes reasonable precautions to insure that user information is kept private. We restrict access to user information to those individuals who reasonably need access to perform their job functions, such as our third party email service, customer service personnel and technical staff. However, please note that no method of transmitting or storing data is completely secure and we cannot guarantee the security of user information. Unauthorized entry or use, hardware or software failure, and other factors may compromise the security of user information at any time.
If you have reason to believe that your interaction with us is no longer secure, you must immediately notify us of the problem by contacting us at email@example.com. In the unlikely event that we believe that the security of your user information in our possession or control may have been compromised, we may seek to notify you of that development and, if so, will endeavor to do so as promptly as practicable under the circumstances.
Except as otherwise described in this privacy statement, JD Supra will not disclose personal information to any third party unless we believe that disclosure is necessary to: (1) comply with applicable laws; (2) respond to governmental inquiries or requests; (3) comply with valid legal process; (4) protect the rights, privacy, safety or property of JD Supra, users of the Service, Website visitors or the public; (5) permit us to pursue available remedies or limit the damages that we may sustain; and (6) enforce our Terms & Conditions of Use.
In the event there is a change in the corporate structure of JD Supra such as, but not limited to, merger, consolidation, sale, liquidation or transfer of substantial assets, JD Supra may, in its sole discretion, transfer, sell or assign information collected on and through the Service to one or more affiliated or unaffiliated third parties.
This Website and the Service may contain links to other websites. The operator of such other websites may collect information about you, including through cookies or other technologies. If you are using the Service through the Website and link to another site, you will leave the Website and this Policy will not apply to your use of and activity on those other sites. We encourage you to read the legal notices posted on those sites, including their privacy policies. We shall have no responsibility or liability for your visitation to, and the data collection and use practices of, such other sites. This Policy applies solely to the information collected in connection with your use of this Website and does not apply to any practices conducted offline or in connection with any other websites.
We reserve the right to change this Policy at any time. Please refer to the date at the top of this page to determine when this Policy was last revised. Any changes to our privacy policy will become effective upon posting of the revised policy on the Website. By continuing to use the Service or Website following such changes, you will be deemed to have agreed to such changes. If you do not agree with the terms of this Policy, as it may be amended from time to time, in whole or part, please do not continue using the Service or the Website.
If you have any questions about this privacy statement, the practices of this site, your dealings with this Web site, or if you would like to change any of the information you have provided to us, please contact us at: firstname.lastname@example.com.
Already signed up? Log in here
Back to Top
Explore 2016 Readers' Choice Awards
Copyright ©


text:
Welcome To Online Golf Brands!
Call Us: 0845 303 7795
6 Item(s)
View as:
We stock a range of great golfing gear, we use the best couriers to get your
product straight to your door, in immaculate condition, fast!
Find out more About Us.
Free delivery over £50
Price match promise
Easy return service
Loyalty Points Coming Soon
Call Us 0845 303 7795


text:
Arts Longmont, a 501c3 organization, is seeking a part-time staff member, 20 hours weekly.
The ideal candidate will have a passion for the arts and ability to work well in a fluctuating environment with a variety of people. The Program Coordinator will support the Executive Director in delivering eight Arts Longmont programs, including the oversight of volunteers. The position requires availability Monday – Friday days, with some evening and weekend events.
Program Coordinator Responsibilities
website updates (Word Press site), Facebook, Twitter, Instagram and constant contact email newsletter.
Desired Background/Skills:
Please submit resume, cover letter and three references to email@example.com or Arts Longmont, PO Box 208, Longmont CO 80502 by July 15, 2016. Arts Longmont is an Equal Opportunity Employer.
Longmont Museu & Cultural Center]]>
Olde Towne Animal Medical Center]]>
Dynamic Designs]]>
Lyons Gaddis]]>
Samples World Bistro]]>
Ahlberg Funeral Chapel]]>
HB Woodsongs]]>


text:
Honey Swirled CoffeeCake
A unique but easy shaping makes this tasty coffeecake very attractive.
Yield: One 10-inch coffee cake
- 3½ to 4 cups bread flour
- 4½ tsp Red Star Active Dry Yeast
- ¼ cup sugar
- 1 tsp salt
- ½ cup buttermilk
- ½ cup water
- ¼ cup shortening
- 2 eggs
- ⅓ cup honey
- ¼ cup chopped walnuts or pecans
- ¼ cup raisins
- 1 TBSP frozen orange juice concentrate, thawed, undiluted
- ¾ tsp cinnamon
- 1 TBSP butter or margarine, softened
- 1 cup sifted powdered sugar
- 1 tsp softened butter or margarine
- 1 to 2 TBSP hot water or milk
- In small bowl, blend ingredients until smooth.
- This recipe is featured at Well Plated by Erin.
- In large mixer bowl, combine 1½ cups flour, yeast, sugar and salt; mix well. In saucepan, heat buttermilk, water and shortening until warm (120°-130°F; shortening does not need to melt). Add to flour mixture. Add eggs. Blend at low speed until moistened; beat 3 minutes at medium speed. By hand, gradually stir in remaining flour to make a firm dough. Knead on floured surface until smooth and elastic, 5 to 8 minutes. Place dough in lightly oiled bowl and turn to grease top. Cover; let rise until dough tests ripe.
- Prepare Filling: Combine honey, nuts, raisins, juice concentrate and cinnamon; mix well. Set aside.
- Punch down dough. Divide into 2 parts. On lightly floured surface, roll each half to a 12- inch square; spread with half the softened butter, then half the Filling. Roll up tightly; pinch edges to seal. Cut into 1-inch slices. Place slices horizontally in 4 layers in generously greased Bundt® or tubed cake pan, allowing 6 slices per layer. Alternate position of slices in each layer. Cover; let rise in warm place until indentation remains after lightly touching. Bake in preheated 350°F oven for 35 to 40 minutes until golden brown. Invert immediately onto cooling rack. Serve warm or cold. Drizzle with powdered sugar Glaze, if desired.
- You can substitute Instant (fast-rising) yeast for Active Dry Yeast. Traditional methods- replace 1:1. Expect your dough to rise faster; always let your dough rise until 'ripe'. Bread Machines- use ½ tsp Instant yeast (or ¾ tsp Active Dry yeast) per cup of flour in your recipe. Visit our Lessons in Yeast & Baking for more information.


text:
Italian entree ready in 30 minutes
Richmond, Indiana's Beth Ann S. beats the clock whenever she serves Tasty Italian Chicken. The juicy chicken tenderloins and homemade tomato sauce come together in half an hour on the stovetop.
And what's an Italian meal without garlic? You'll find plenty of it in Brenda N.'s Creamy Noodles. "My daughter used this recipe to help her lose 35 pounds," shares the Folsom, Louisiana cook.
- Steamed broccoli
- Fat-free chocolate pudding
- When shopping for chicken tenderloins, remember that some brands label the product as chicken tenders.
- Beth Ann finishes up leftover rice by serving the saucy chicken over it.
- For extra flavor and color, Brenda sometimes stirs a little salsa into the noodles.
© 2017 RDA Enthusiast Brands, LLC


text:
Carrot Cake
|1 Cup (16 tbs)
|2 Cup (32 tbs)
|Ground cinnamon
|1 Teaspoon
|1⁄2 Teaspoon
|1⁄2 Teaspoon
|Grated orange rind
|1 Teaspoon
|Finely shredded carrots
|1 1⁄2 Cup (24 tbs) (Or Grated)
|Finely grated carrots
|1 1⁄2 Cup (24 tbs), shredded
|Toasted filberts/Toasted walnuts
|2⁄3 Cup (10.67 tbs), finely chopped
|Chopped toasted walnuts/Filberts
|2⁄3 Cup (10.67 tbs)
|All-purpose flour
|2 1⁄2 Cup (40 tbs), sifted
|All purpose flour
|2 1⁄2 Cup (40 tbs), sifted
|Baking powder
|3 Teaspoon
|1⁄2 Teaspoon
|Warm water
|1⁄3 Cup (5.33 tbs)
1. Pre-heat the oven to 350 degree Fahrenheit.
2. Take a 11-by-15-inch cake pan and butter it.
3. In a large bowl, cream the butter and sugar together until light and fluffy.
4. Beat in the cinnamon, grated orange rind, and either mace or nutmeg.
5. Add the eggs one at a time, beating well after each addition.
6. Gradually stir in the carrots and nuts.
7. In another bowl, sift together the flour, baking powder, and salt.
8. Add this mixture, with the warm water, to the butter creamed mixture.
9. Do not beat this mixture; fold in the flour just until it is well moistened.
10. Take the buttered cake pan and pour the batter
11. Bake in the pre-heated oven at 350 degree Fahreheit for 35-40 minutes, or until the cake springs back when it is pressed lightly in the center.
12. A few minutes after removing the cake from the oven, loosen it from the sides of the pan and turn out on a rack to cool.
13. It's best to serve the carrot cake a day or two after it has been baked, for it improves in flavor and texture if aged.
Recipe Summary
Rate It
Nutrition Rank
Nutrition Facts
Serving size: Complete recipe
Calories 7019 Calories from Fat 2728
% Daily Value*
Total Fat 315 g485%
Saturated Fat 132.3 g661.6%
Trans Fat 0 g
Cholesterol 1329.7 mg443.2%
Sodium 2791.6 mg116.3%
Total Carbohydrates 959 g319.8%
Dietary Fiber 47.3 g189.1%
Sugars 431.7 g
Protein 121 g242.3%
Vitamin A 1649.9% Vitamin C 64.7%
Calcium 176.7% Iron 237.8%
*Based on a 2000 Calorie diet


text:
Police at Spokane Valley Mall today (not yesterday)
Yesterday I posted about the police being at the Spokane Valley Mall to talk about electronic gadgets, but I lost track of what day it was. The event is actually today. Mea culpa.
So, to recap: a digital forensics expert from the Spokane County Sheriff's Office and a representative from Verizon Wireless will be at the Mall until 8 p.m. today to talk about phone safety and smart phone capabilities, including how parents can find and view files, applications and photographs that can be hidden on smart phones by their teens. This is part of the Take 25 campaign to encourage parents to take 25 mintues to talk to their children about safety.
You must be logged in to post comments. Please log in here or click the comment box below for options.comments powered by Disqus


text:
Guy rolls in for food done fresh and a little different.
Guy's pulling up for a different kind of fast food.
This trip Guy's headed where you sent him.
Guy's in for all kinds of flavor: banana cream pie and bison pot pie.
Anything can happen when Guy hits the road to check out the unexpected.
This trip, Guy's rolling out for a little bit of everything.
This trip, Guy's pulling up to some longtime favorites.
This trip, Guy's tasting his way through the day.
Guy's driving the Camaro all over the nation for some real-deal eats.
This trip, Guy's hittin' the road with a couple of his A-list friends.
Triple D goes Triple "P" with some standout veggie and meat dishes.
This trip, Guy's diggin' into some super sandwiches and savory stew.
Guy Fieri's gettin' a taste of New York in and out of the Big Apple.
Guy Fieri's tackling everything from land to sea.
This trip, Guy's firin' up the smoker and divin' into seafood.
Guy's going on an international flavorfest.
Sign up for the latest how-to videos, TV exclusives and behind-the-scenes footage. Privacy Policy
50 States of Desserts


text:
Teeny Little Bigfoot on Mars
Filed under pretty pictures, Spirit, amateur image processing, fun, Mars Exploration Rovers, Mars
These images relate to a blog entry originally posted here on January 23, 2008.
Original image data dated on or about November 9, 2007.
This image is in the public domain.
Other Related Images
Leave a Comment:You must be logged in to submit a comment. Log in now.
Space in Images
Pretty pictures and
awe-inspiring science.
Join The Planetary Society
Let's explore the cosmos together!


text:
RCCG CRA Coventry, The house of the most high. We are bible believing church with practical teachings of God's word. We are called to discover, develop & disciple believers for God's work; to make heaven & take many people along; live a complete holy life; preach the gospel of the Lord Jesus to all corners of the earth and plant many churches to take the word of God to many people. Once again you are welcome.
21 Days Fasting05/07/2014
Am I a rolling stone?25/06/2014
The Ten Commandments of Handling Conflict22/06/2014


text:
About This Statistic
This timeline shows a forecast for global retail sales growth from 2008 to 2018. In 2016, global retail sales are expected to grow by 3.2 percent and eventually grow to 3.4 percent by 2018.
Show more…
Global retail sales growth
The outlook for the global economy remains uncertain at best as consumers and businesses alike wait for clear directions on a range of economic risks, from the US deficit to the euro zone crisis.
The European Union (EU) is forecast to contract in 2012 and to muster only marginal growth by 2014. Growth in the US and China is also slowing. Although governments in both countries have introduced stimulus measures, any upturn is expected to be modest. While the pace of growth may have slowed, the retail industry is forecasted to grow. India, with its huge young population and growing income of the middle class, will continue to attract the attention of international and regional players. Asia will remain the main growth driver of retail sales even though their retail sales have slowed from their 9.6 percent volume growth in 2010, they are still expected to expand by a respectable margin in the forthcoming years. The estimated growth rate of the Asian/Australasian region is forecasted to increase by nearly 7 percent in 2016. Which in turn works out to a retail sales value of approximately USD 12 trillion.
All eyes are on prospects of China, by far Asia's largest retail market. In Japan, Asia's second-biggest market in dollar terms, retail sales will expand by a modest 1.6 percent in 2012 and contract slightly for two years thereafter as Japan's trade-dependent economy continues to suffer against a backdrop of weak external demand and a strong currency.


text:
NQ Understanding Standards
Our Understanding Standards programme supports teachers and lecturers by developing their understanding of the national standards required for assessment. It aims to build their confidence in preparing and assessing learners in National courses and units, and includes:
- Training events for SQA Nominees
- Subject-specific course assessment events for teachers and lecturers
- Published candidate evidence and commentary materials
- Continuing professional development (CPD) training events and webinars
- Subject-specific audio presentations
Events and webinars 2016-17
Visit our NQ events page to find out more about our programme of Understanding Standards course events and subject-specific CPD webinars.
CPD training requests
We offer free CPD training for teachers and lecturers where particular areas of concern are identified which are not already addressed by the Understanding Standards programme. CPD requests should be completed by the requesting local authority, independent school or college using our online form. Find out more about our CPD support.
Available Understanding Standards materials
Materials from Understanding Standards events
Candidate evidence and commentaries
Candidate evidence and commentaries contain real examples of candidate assessment evidence, with a commentary that explains why the evidence has or has not been awarded specific marks.
You can access candidate evidence and commentaries from the following locations:
SQA secure website
- unit assessment
- internally assessed components of course assessment
- components of course assessment which are subject to visiting verification
Understanding Standards website (www.understandingstandards.org.uk)
- externally assessed components of course assessment.
CPD training materials and webinar recordings
We will publish CPD training materials and/or webinars where appropriate, after each event or webinar has taken place.
Understanding Standards audio presentations
We are developing audio presentations that give a detailed overview of the standards and assessments for each suite of National Qualifications. These are being published on an adhoc basis.


text:
Channel modern luxe with this Falcon Pocket Polo Top from Penguin. This classic polo shirt is crafted from 100% pure cotton, featuring a button up collar and short sleeves. Pair with chinos for a smart casual look.
Thank you for visiting Original Penguin Falcon Pocket Polo Top, Purple Pennant on shoppingfind.co.uk
We bring the products from many websites to one website for you to search, save and compare.


text:
We're sorry, this listing is off the market. Try these listings instead:
LA Luxury Audio Visual Business w/Property #402918 posted Mar 17, 2016
- Los Angeles, California, United States
- $1,850,000
This well established Los Angeles area luxury Audio Visual business sale comes with a state of the art working showroom, in an ideally located property on a major high traffic throughway that is included in the sale! This company boasts a storied 10 year history with remarkable public relations and...
Price Reduced/ Cryotherapy Sports Recovery Studio #454920 posted Sep 29, 2016
- West Los Angeles, California, United States
- $199,000
Price Reduced. Motivated seller looking to hand off this great business to a new owner! Seller-financing available. For sale is this whole body cryotherapy center located in West Los Angeles, California. Cryotherapy is the use of extremely low temperatures to address a variety of health issues from...
Confidential #353974 posted Apr 5, 2014
- California, United States
- $69,990
Personal Training Facility/Studio- Southern California This successful Personal Training Facility/Studio has been serving local and tourist clientele for over 14 years. The current owner would like to devote energies to some new projects presenting a wonderful opportunity for a new proprietor to inherit...
Did you know that social networking is a great way to buy a business? Sign up now and we'll show you how.
Disclaimer: DealStream has not independently verified any of the information in this listing and makes no warranty as to its accuracy or completeness.


text:
Importing a diesel JK
Has anyone here ever heard of someone sucessfully inporting a new diesel JK to the United States? I noticed that they are available in the United Kingdom and probabally elsewhere? From what I have read, it usually costs more to make a foreign vehicle compliant than what it's worth.
We have them down here in Australia. 2.8 turbo diesel 2 & 4 door variants.
So how do you like the diesel Wranglers? What is you miles per gallon or should I say, kilometers per liter ?
I have the V6 but I know a bloke with the diesel version. He is disappointed in the fuel consumption. He is getting averaging 11 to 12 litres per 100k around the suburbs. On the highway it is a little better at 10. The V6 gets 13 to 14 in suburbia and on a long run averages 12. Diesel is 24 cents a litre dearer at the pump down here at the moment. So the V6 is a better economical choice.
Ok get the calculator out. I know we can relate to this, it's not really that hard. :doh: A "bloke" is another person not neccessarily bad or good. Litres per kilometer is a calculable thing I'm sure. And "dearer at the pump" would mean "more". :D
I'm sure we have just as many confusing terms and phrases that our friends down under have to think twice about also.:)
Quick explanation:
A bloke is any male person.
Dearer does mean that an item cost more than another item.
Kilometers per litre can be calculated but the way it is done here is litres per 100 kilometers. Why, I don't know. So I am averaging 7.6 kilometers per litre.(I think)
Yes there are phrases and words down here that can mean something totally different over there. Example: Fanny in US refers to butt or bum. Down here fanny refers to a woman's vagina. Be careful if you are ever over here.
Ahah. Is a female person a "sheila"? I think I heard that in a movie. Thanks for the clarifications, I know a female friend from down there and I don't know when or if I would ever have a discussion about her backside but I will always remember now not to refer to it a her fanny.
Back to more serious matters, has anyone been able to convert the litres per 100 kilometers to mpg?
1 gallon=3.7854 liters
Average 12 * 3.7854= 45.4248
1 mile= 1.6 kilometers
So 45.4248/1.6= 28.3905 mpg on average
High for him is 14 km/L = 33.12225 mpg
Correct me if I am wrong on my math but an average of 28.4 mpg does not sound to bad, I bet if you baby it you could get 40 mpg or more.
Diesels also have a wider range over gas of options to increase gas mileage i.e. programers, etc.
join the US ARMY,
get stationed in Germany,
buy diesel JK,
do your tour,
PCS stateside,
bring vehicle back.
32 Attachment(s)
The 2.8L CRD engine is much better than the 3.8L V6 IMO.
Over here a gallon 91 octane fuel costs 9.75$ and a gallon diesel costs 9$.
Driving a diesel engine saves money.
DC is probably not producing it here b/c our diesel is higher than our gas because of the low sulfur stuff. I wish they would leave the decision up to the consumer.
To get what my mpg you must first divide the 12 litres by 3.7854. That will give you the gallons I use. There is approximately 60 miles per 100klms. So if I do the math it comes out at 18.9mpg. Which I am happy with. I once owned a Nissan swb 4.2lt petrol and my average was around 15mpg. So the improvement in the wallet is quite good. Diesel down here at the moment is about 25c more expensive than unleaded petrol. The diesel here must comply with strict European levels.
|All times are GMT -5. The time now is 10:14 AM.
User Alert System provided by Advanced User Tagging v3.1.0 (Pro) - vBulletin Mods & Addons Copyright © 2017 DragonByte Technologies Ltd.
vBulletin Security provided by vBSecurity v2.2.2 (Pro) - vBulletin Mods & Addons Copyright © 2017 DragonByte Technologies Ltd.


text:
Description of India's coal industry
This project received 11 bids from talented freelancers with an average bid price of $2403 AUD.Get free quotes for a project like this
Project Budget$1050 - $3150 AUD
Total Bids11
Project Description
Provide a detailed description of India's coal fields including depth, strip ratios, mining types and coal quality parameters.
Skills Required
Looking to make some money?
- Set your budget and the timeframe
- Outline your proposal
- Get paid for your work
Hire Freelancers who also bid on this project
Looking for work?
Work on projects like this and make money from home!Sign Up Now
- Forbes
- The New York Times
- Time
- Wall Street Journal
- Times Online


text:
|Publication number
|Publication type
|Application number
|Publication date
|Nov 3, 1998
|Filing date
|Dec 31, 1996
|Priority date
|Dec 31, 1996
|Fee status
|Publication number
|Thomas R. Seeman
|Original Assignee
|Compaq Computer Corporation
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (4), Referenced by (20), Classifications (8), Legal Events (7)
|External Links: USPTO, USPTO Assignment, Espacenet
This invention relates generally to computer systems with posted memory write buffers used, for example, in bus to bus bridges.
Computer systems of the PC type usually employ a so-called expansion bus to handle various data transfers and transactions related to I/O and disk access. The expansion bus is separate from the system bus or from the bus to which the processor is connected, but is coupled to the system bus by a bridge circuit.
For some time, all PC's employed the ISA (Industry Standard Architecture) expansion bus, which was an 8-Mhz, 16-bit device (actually clocked at 8.33 Mhz). Using two cycles of the bus clock to complete a transfer, the theoretical maximum transfer rate was 8.33 Mbytes/sec. Next, the EISA (Extension to ISA) bus was widely used, this being a 32-bit bus clocked at 8-Mhz, allowing burst transfers at one per clock cycle, so the theoretical maximum was increased to 33 Mbytes/sec. As performance requirements increased, with faster processors and memory, and increased video bandwidth needs, a high performance bus standard was a necessity. Several standards were proposed, including a Micro Channel architecture which was a 10-Mhz, 32-bit bus, allowing 40 Mbyte/sec, as well as an enhanced Micro Channel using a 64-bit data width and 64-bit data streaming, theoretically permitting 80-to-160 Mbyte/sec transfer. The requirements imposed by the use of video and graphics transfer on networks, however, necessitate even faster transfer rates. One approach was the VESA (Video Electronics Standards Association) bus which was a 33 Mhz, 32-bit local bus standard specifically for a 486 processor, providing a theoretical maximum transfer rate of 132 Mbyte/sec for burst, or 66 Mbyte/sec for non-burst; the 486 had limited burst transfer capability. The VESA bus was a short-term solution as higher-performance processors, e.g., the Intel P5 and P6 or Pentium and Pentium Pro processors, became the standard.
The PCI (Peripheral Component Interconnect) bus was proposed by Intel as a longer-term solution to the expansion bus standard, particularly to address the burst transfer issue. The original PCI bus standard has been upgraded several times, with the current standard being Revision 2.1, available from a trade association group referred to as PCI Special Interest Group, P.O. Box 14070, Portland, Oreg. 97214. The PCI Specification, Rev. 2.1, is incorporated herein by reference. Construction of computer systems using the PCI bus, and the PCI bus itself, are described in many publications, including "PCI System Architecture," 3rd Ed., by Shanley et al., published by Addison-Wesley Pub. Co., also incorporated herein by reference. The PCI bus provides for 32-bit or 64-bit transfers at 33- or 66-Mhz; it can be populated with adapters requiring fast access to each other and/or with system memory, and that can be accessed by the host processor at speeds approaching that of the processor's native bus speed. A 64-bit, 66-Mhz PCI bus has a theoretical maximum transfer rate of 528 Mbyte/sec. All read and write transfers over the bus can be burst transfers. The length of the burst can be negotiated between initiator and target devices, and can be any length.
System and component manufacturers have implemented PCI bus interfaces in various ways. For example, Intel Corporation manufactures and sells a PCI Bridge device under the part number 82450GX, which is a single-chip host-to-PCI bridge, allowing CPU-to-PCI and PCI-to-CPU transactions, and permitting up to four P6 processors and two PCI bridges to be operated on a system bus. Another example, offered by VLSI Technology, Inc., is a PCI chipset under the part number VL82C59x SuperCore, providing logic for designing a Pentium based system that uses both PCI and ISA buses. The chipset includes a bridge between the host bus and the PCI bus, a bridge between the PCI bus and the ISA bus, and a PCI bus arbiter. Posted memory write buffers are provided in both bridges, and provision is made for Pentium's pipelined bus cycles and burst transactions.
The "Pentium Pro" processor, commercially available from Intel Corporation uses a processor bus structure as defined in the specification for this device, particularly as set forth in the publication "Pentium Pro Family Developer's Manual" Vols. 1-3, Intel Corp., 1996, available from McGraw-Hill, and incorporated herein by reference; this manual is also available from Intel by accessing <http://www.intel.com>.
A CPU operates at a much faster clock rate and data access rate than most of the resources it accesses via a bus. In earlier processors, such as those commonly available when the ISA bus and EISA bus were designed, this delay in reading data from a resource on the bus was handled by wait states. When a processor requested data, and it was not immediately available due to a slow memory or disk access, then the processor merely marked time using wait states, doing no useful work, until the data finally became available. In order to make use of this delay time, a processor such as the P6 provides a pipelined bus that allows multiple transactions to be pending on the bus at one time, rather than requiring one transaction to be finished before starting another. Also, the P6 bus allows split transactions, i.e., a request for data may be separated from the delivery of the data by other transactions on the bus. The P6 processor uses a technique referred to as "deferred transaction" to accomplish the split on the bus. In a deferred transaction, a processor sends out a read request, for example, and the target sends back a "defer" response, meaning that the target will send the data onto the bus, on its own initiative, when the data becomes available. Another transaction available on the P6 bus is a "retry" response. If a target is not able to supply a requested item, the target may respond to the request from the processor using a retry signal, and in that case the processor will merely send the request again the next time it has access to the bus.
The PCI bus specification as set forth above does not provide for split transactions. There is no mechanism for issuing a "deferred transaction" signal, nor for generating the deferred data initiative. Accordingly, while a P6 processor can communicate with resources such as main memory that are on the processor bus itself using deferred transactions, this technique is not used when communicating with disk drives, network resources, compatibility devices, etc., on an expansion bus.
Many manufacturers of computer equipment and associated components have committed to the goal of achieving low power consumption in accordance with environmental concerns. The Pentium family of processors made by Intel Corporation has significantly higher power usage. At least in part to improve power consumption, Pentium processors have a stop clock mode. The purpose of the stop clock mode is to reduce power consumption by stopping the processor's internal clock. Normally, the stop clock mode is the lowest priority interrupt to the processor so that all other interrupt requests may be completed prior to stopping the internal clock. As used herein, "stop clock acknowledge special cycle" covers transactions or cycles on a processor, PCI or any other bus that supports this type of cycle.
In executing a stop clock request, a processor stops execution on the instruction boundary when stop clock is recognized. The processor then stops the prefetch unit, flushes the instruction pipeline, completes all pending buffered writes and performs a stop clock acknowledge special cycle. The processor stops the internal clock and thereby enters the stop grant state.
The processor can transition from the stop grant state to the stop clock state if external logic removes the clock signal from the processor. The stop clock state is the lowest processor power consumption state. The processor can return to the stop grant state from the stop clock state after the clock has been restored.
With the advent of increasingly complex computer systems implemented with microprocessors, increasingly complex computer architectures are now commonly being used. In such architectures, more than one bus is commonly used in a given computer system with one or more bridges which connect buses to one another. The multi-bus architecture can significantly increase the capability of a single computer system.
One function that many bridges accomplish is the implementation of posted memory write buffers. The posted memory write buffers increase the performance of a bus master on one bus that writes through the bridge to memory on another bus.
Consider, for example, a bridge that currently has posted write data to be transferred from a first side of the bridge to the second side when a memory write is detected on the second side of the bridge. The bridge can accept and post the write data being presented by the initiator on the first side without the need to flush the posted writes from the second side. Thus, the implementation of posted memory write buffers may be extremely advantageous to the efficient operation of computer systems.
However, the use of posted memory write buffers is not necessarily consistent with the implementation of a stop clock feature. Both stop clock and posted write buffers are currently authorized by existing industry specifications. However, the possibility exists that when an agent enters the stop clock mode, write operations currently situated in posted memory write buffers in bridges may not be completed before the stop clock special cycle is implemented.
Thus, a computer system that is capable of implementing both posted memory write buffers in bridges and a stop clock special cycle, without a faulty operation, would be extremely desirable. Such a system would not only facilitate power savings and the other features of the stop clock mode, but would achieve the operating efficiencies available from posted memory write buffers.
In accordance with one aspect of the present invention, a method for implementing a computer system with a bridge having posted write buffers and a processor includes the step of posting a processor stop clock transaction in a buffer in the bridge. A signal is produced to indicate the initiation of the stop clock acknowledge special cycle.
In accordance with another aspect of the present invention, a computer system that implements a stop clock special cycle, includes a processor, a bridge, and a first bus connecting the bridge and the processor. The second bus is connected to the bridge. A write buffer in the bridge posts write transactions. The bridge is adapted to claim a stop clock acknowledge transaction and to post it in the write buffer.
In accordance with still another aspect of the present invention, a method for implementing a stop clock special cycle in a computer system with a bus to bus bridge includes the step of initiating a stop clock transaction special cycle. The transfer of the transaction through the bridge is delayed until any write transactions posted in the buffer ahead of the stop clock transaction have been processed.
FIG. 1 is a block diagram of one illustrative system that could implement the present invention;
FIG. 2 is a block diagram of the primary and secondary bridges shown in FIG. 1;
FIG. 3a-3g are timing diagram showing events occurring on the buses in the system of FIG. 1.
Referring to FIG. 1, a computer system 10 is shown which may use features of the invention, according to one embodiment. The system includes multiple processors 11, 12, 13 and 14 in this example, although the improvements may be used in a single processor environment. The processors are of the type manufactured and sold by Intel Corporation under the trade name "Pentium Pro," although the processors are also referred to as "P6 " devices. The structure and operation of these processors 11, 12, 13, and 14 are described in detail in the above-mentioned Intel publications, as well as in numerous other publications.
The processors are connected to a processor bus 15 which is generally of the structure specified by the processor specification, in this case a Pentium Pro specification. The bus 15 operates from the processor clock, so if the processors are 166 MHz or 200 MHz devices, for example, then the bus 15 is operated on some multiple of the base clock rate. The main memory is shown connected to the processor bus 15, and includes a memory controller 16 and DRAM memory 17. The processors 11, 12, 13, and 14 each have a level-two cache L2 as a separate chip within the same package as the CPU chip itself, and of course the CPU chips have level-one L1 data and instruction caches included on-chip.
According to the invention, a bridge 18 or 19 is provided between the processor bus 15 and a PCI bus 20 or 21. Two bridges 18 and 19 are shown, although it is understood that many systems would require only one, and other systems may use more than two. In one example, up to four of the bridges may be used. The reason for using more than one bridge is to increase the potential data throughput. A PCI bus, as mentioned above, is a standardized bus structure that is built according to a specification agreed upon by a number of equipment manufacturers so that cards for disk controllers, video controllers, modems, network cards, and the like can be made in a standard configuration, rather than having to be customized for each system manufacturer. One of the bridges 18 or 19 is the primary bridge, and the remaining bridges (if any) are designated secondary bridges. The primary bridge 18 in this example carries traffic for the "legacy" devices such as (E)ISA bus, 8259 interrupt controller, VGA graphics, IDE hard disk controller, etc. The secondary bridge 19 does not usually incorporate any PC legacy items.
All traffic between devices on the concurrent PCI buses 20 and 21 and the system memory 17 must traverse the processor bus 15. Peer-to-peer transactions are allowed between a master and target device on the same PCI bus 20 or 21; these are called "standard" peer-to-peer transactions. Transactions between a master on one PCI bus and a target device on another PCI bus must traverse the processor bus 15, and these are "traversing" transactions; memory and I/O reads and writes are allowed in this case but not locked cycles and some other special events.
In an example embodiment as seen in FIG. 1, PC legacy devices are coupled to the PCI bus 20 by an (E) ISA bridge 23 to an EISA/ISA bus 24. Attached to the bus 24 are components such as a controller 25 (e.g., an 8042) for keyboard and mouse inputs 26, flash ROM 27, NVRAM 28, and a controller 29 for floppy drive 30 and serial/parallel ports 31. A video controller 32 for a monitor 33 is also connected to the bus 20. On the other PCI bus 21, connected by bridge 19 to the processor bus 15, are other resources such as a SCSI disk controller 34 for hard disk resources 35 and 36, and a network adapter 37. A network 38 is accessed by the adapter 37, and a large number of other stations (computer systems) 39 are coupled to the network. Thus, transactions on the buses 15, 20, and 21 may originate in or be directed to another station or server 39 on the network 38. The embodiment of FIG. 1 is that of a server, rather than a standalone computer system, but the bridge features can be used as well in a workstation or standalone desktop computer. The controllers such as 32, 34, and 37 would usually be cards fitted into PCI bus slots on the motherboard. If additional slots are needed, a PCI-to-PCI bridge 40 may be placed on the PCI bus 21 to access another PCI bus 41; this would not provide additional bandwidth, but would allow more adapter cards to be added. Various other server resources can be connected to the PCI buses 20, 21, and 41, using commercially-available controller cards, such as CD-ROM drives, tape drives, modems, connections to ISDN lines for internet access, etc.
The processor bus 15 contains a number of standard signal or data lines as defined in the specification for the Pentium Pro or P6 processor, mentioned above. In addition, certain special signals are included for the unique operation of the bridges 18 and 19, as will be described. The bus 15 contains thirty-three address lines 15a, sixty-four data lines 15b, and a number of control lines 15c. Most of the control lines are not material here and will not be referred to; also, data and address signals have parity lines associated with them which will not be treated here. The control signals of interest here are described in Appendix A, and include the address strobe ADS#, data ready DRDY#, lock LOCK#, data busy DBSY#, defer DEFER#, request command REQ 4:0!# (five lines), response status RS 2:0!#, etc.
The PCI bus 20 (or 21) also contains a number of standard signal and data lines as defined in the PCI specification. This bus is a multiplexed address/data type, and contains sixty-four AD lines 20a, eight command/byte-enable lines 20b, and a number of control lines 20c as will be described.
Referring to FIG. 2, the bridge circuit 18 (or 19) is shown in more detail. This bridge includes an interface circuit 43 serving to acquire data and signals from the processor bus 15 and to drive the processor bus with signals and data. An interface 44 serves to drive the PCI bus 20 and to acquire signals and data from the PCI bus. Internally, the bridge is divided into an upstream queue block 45 (US QBLK) and a downstream queue block 46 (DS QBLK). The term downstream means any transaction going from the processor bus 15 to the PCI bus 20, and the term upstream means any transaction going from the PCI bus back toward the processor bus 15. The bridge interfaces on the upstream side with the processor bus 15 which operates at a bus speed related to the processor clock rate which is, for example, 133 MHz, 166 MHz, or 200 MHz for Pentium Pro processors, whereas it interfaces on the downstream side with the PCI bus which operates at 33 or 66 MHz. Thus, one function of the bridge 18 is that of a buffer between asynchronous buses, and buses which differ in address/data presentation, i.e., the processor bus 15 has separate address and data lines, whereas the PCI bus uses multiplexed address and data lines. To accomplish these translations, all bus transactions are buffered in FIFO's.
For transactions traversing the bridge 18, all memory writes are posted writes and all reads are split transactions. A memory write transaction initiated by a processor device on the processor bus 15 is posted to the interface 43 of FIG. 2 and the processor goes on with instruction execution as if the write had been completed. A read requested by a processor 11-14 is not implemented at once, due to mismatch in the speed of operation of all of the data storage devices (except for caches) compared to the processor speed, so the reads are all treated as split transactions in some manner. An internal bus 47 conveys processor bus write transactions or read data from the interface 43 to a downstream delayed completion queue DSDCQ 48 and a RAM 49 for this queue, or to a downstream posted write queue 50 and a RAM 51 for this queue. Read requests going downstream are stored in a downstream delayed request queue DSDRQ 52. An arbiter 53 monitors all pending downstream posted writes and read requests via valid bits on lines 54 in the downstream queues and schedules which one will be allowed to execute next on the PCI bus according to the read and write ordering rules set forth in the PCI bus specification. Commands to the interface 44 from the arbiter 53 are on lines 55.
The components of upstream queue block 45 are similar to those of the downstream queue block 46, i.e., the bridge 18 is essentially symmetrical for downstream and upstream transactions. A memory write transaction initiated by a device on the PCI bus 20 is posted to the PCI interface 44 of FIG. 2 and the master device proceeds as if the write had been completed. A read requested by a device on the PCI bus 20 is not implemented at once by a target device on the processor bus 15, so these reads are again treated as delayed transactions. An internal bus 57 conveys PCI bus write transactions or read data from the interface 44 to an upstream delayed completion queue USDRQ 62 and a RAM 59 for this queue, or to an upstream posted write queue 60 and a RAM 61 for this queue. Read requests going upstream are stored in an upstream delayed request queue USDRQ 62. An arbiter 63 monitors all pending upstream posted writes and read requests via valid bits on lines 64 in the upstream queues and schedules which one will be allowed to execute next on the processor bus according to the read and write ordering rules set forth in the PCI bus specification. Commands to the interface 43 from the arbiter 63 are on lines 65.
The structure and functions of the FIFO buffers or queues in the bridge 18 will now be described. Each buffer in a delayed request queue, i.e., DSDRQ 52 or USDRQ 62, stores a delayed request that is waiting for execution, and this delayed request consists of a command field, an address field, a write data field (not needed if this is a read request), and a valid bit. The upstream USDRQ 58 holds requests originating from masters on the PCI bus and directed to targets on the processor bus 15 and has eight buffers (in an example embodiment), corresponding one-to-one with eight buffers in the downstream delayed completion queue DSDCQ 48. The downstream delayed request queue DSDRQ 52 holds requests originating on the processor bus 15 and directed to targets on the PCI bus 20 and has four buffers, corresponding one-to-one with four buffers in the upstream delayed completion queue USDCQ 58. The DSDRQ 52 is loaded with a request from the interface 43 via bus 72 and the USDCQ 58. Similarly, the USDRQ 62 is loaded from interface 44 via bus 73 and DSDCQ 48. The reason for going through the DCQ logic is to check to see if a read request is a repeat of a request previously made. Thus, a read request from the bus 15 is latched into the interface 43 in response to an ADS#, capturing an address, a read command, byte enables, etc. This information is applied to the USDCQ 58 via lines 74, where it is compared with all enqueued prior downstream read requests; if it is a duplicate, this new request is discarded if the data is not available to satisfy the request, but if it is not a duplicate, the information is forwarded to the DSDRQ 52 via bus 72. The same mechanism is used for upstream read requests; information defining the request is latched into interface 44 from bus 20, forwarded to DSDCQ 48 via lines 75, and if not a duplicate of an enqueued request it is forwarded to USDRQ 62 via bus 73.
The delayed completion queues each include a control block 48 or 58 and a dual port RAM 49 or 59. Each buffer in a DCQ stores completion status and read data for one delayed request. When a delayable request is sent from one of the interfaces 43 or 44 to the queue block 45 or 46, the first step is to check within the DCQ 48 or 58 to see if a buffer for this same request has already been allocated. The address and the commands and byte enables are checked against the eight buffers in DCQ 48 or 58. If not a match, then a buffer is allocated (if one is available) the request is delayed (or deferred for the bus 15), and the request is forwarded to the DRQ 52 or 62 in the opposite side via lines 72 or 73. This request is run on the opposite bus, under control of the arbiter 53 or 63, and the completion status and data are forwarded back to the DCQ 48 or 58 via bus 47 or 57. After status/data are placed in the allocated buffer in the DCQ in this manner, this buffer is not valid until ordering rules are satisfied; e.g., a read cannot be completed until previous writes are completed. When a delayable request "matches" a DCQ buffer and the requested data is valid, then the request cycle is ready for immediate completion.
The downstream DCQ 48 stores status/read data for PCI-to-host delayed requests, and the upstream DCQ 58 stores status/read data for Host-to-PCI delayed or deferred requests. The upstream and downstream operation is slightly different in this regard. The bridge control circuitry causes prefetch of data into the DSDCQ buffers 48 on behalf of the master, attempting to stream data with zero wait states after the delayed request completes. DSDCQ buffers are kept coherent with the host bus 15 via snooping, which allows the buffers to be discarded as seldom as possible. Requests going the other direction are not subjected to prefetching, however, since many PCI memory regions have "read side effects" (e.g., stacks and FIFO's) so the bridge never prefetches data into these buffers on behalf of the master, and USDCQ buffers are flushed as soon as their associated deferred reply completes.
The posted write queues each contain a control block 50 or 60 and a dual port RAM memory 51 or 61, with each one of the buffers in these RAMs storing command and data for one write. Only memory writes are posted, i.e., writes to I/O space are not posted. Because memory writes flow through dedicated queues within the bridge, they cannot be blocked by delayed requests that precede them; this is a requirement of the PCI specification. Each of the four buffers in DSPWQ 50, 51 stores 32-Bytes of data plus commands for a host-to-PCI write; this is a cache line--the bridge might receive a cacheline-sized write if the system has a PCI video card that supports the P6 USWC memory type. The four buffers in the DSPWQ 50, 51 provide a total data storage of 128-Bytes. Each of the four buffers in USPWQ 60, 61 stores 256-Bytes of data plus commands for a PCI-to-host write; this is eight cache lines (total data storage=1-KByte). Burst memory writes that are longer than eight cache lines can cascade continuously from one buffer to the next in the USPWQ. Often, an entire page (e.g., 4-KB) is written from disk to main memory in a virtual memory system that is switching between tasks; for this reason, the bridge has more capacity for bulk upstream memory writes than for downstream.
The arbiters 53 and 63 control event ordering in the QBLKs 45 and 46. These arbiters make certain that any transaction in the DRQ 52 or 62 is not attempted until posted writes that preceded it are flushed, and that no datum in a DCQ is marked valid until posted writes that arrived in the QBLK ahead of it are flushed.
Referring to FIG. 3a, the data and control signal protocol on the bus 15 is defined by the processors 11-14, which in the example are Intel "Pentium Pro" devices. The processors 11-14 have a bus interface circuit within each chip which provides the bus arbitration and snoop functions for the bus 15. A P6 bus cycle includes six phases: an arbitration phase, a request phase, an error phase, a snoop phase, a response phase, and a data phase. A simple read cycle where data is immediately available (i.e., a read from main memory 17) is illustrated in FIG. 3a. This read is initiated by first acquiring the bus; a bus request is asserted on the BREQn# line during T1; if no other processors having a higher priority (using a rotating scheme) assert their BREQn#, a grant is assumed and an address strobe signal ADS# is asserted in T2 for one clock only. The address, byte enables and command signals are asserted on the A# lines, beginning at the same time as ADS#, and continuing during two cycles, T3 and T4, i.e., the asserted information is multiplexed onto the A# lines in two cycles. During the first of these, the address is applied, and during the second, the byte enables and the commands are applied. The error phase is a parity check on the address bits, and if a parity error is detected an AERR# signal is asserted during T5, and the transaction aborts. The snoop phase occurs during T7; if the address asserted during T3 matches the tag of any of the L2 cache lines and is modified, or any other resource on bus 15 for which coherency is maintained, a modified HITM# signal is asserted during T7, and a writeback must be executed before the transaction proceeds. That is, if the processor 11 attempts to read a location in main memory 17 which is cached and modified at that time in the L2 cache of processor 12, the read is not allowed to proceed until a writeback of the line from L2 of processor 12 to memory 17 is completed, so the read is delayed. Assuming that no parity error or snoop hit occurs, the transaction enters the response phase during T9. On lines RS 2:0!#, a response code is asserted during T9; the response code indicates "normal data," "retry," "deferred," etc., depending on when the data is going to be available in response to the read request. Assuming the data is immediately available, the response code is "normal data" and the data itself is asserted on data lines D 63:0!# during T9 and T12 (the data phase); usually a read request to main memory is for a cache line, 32-bytes, so the cache line data appears on the data lines during four clocks (8-bytes each clock), as shown. The data bus busy line DBSY# is sampled before data is asserted, and if free then the responding agent asserts DBSY# itself during T9 to hold the bus, and asserts data ready on the DRDY# line to indicate that valid data is being applied to the data lines.
Several read requests can be pending on the bus 15 at the same time. That is, another request can be asserted by any agent which is granted the bus (the same processor, or by a different processor), during T5, indicated by dotted lines for the ADS# signal, and the same sequence of error, snoop, response, and data phases would play out in the same order, as discussed. Up to eight transactions can be pending on the bus 15 at one time. The transactions complete in order unless they are split with a deferred response. Transactions that receive a deferred response may complete out of order.
A simple write transaction on the P6 bus 15 is illustrated in FIG. 3b. As in a read transaction, after being granted the bus, in T3 the initiator asserts ADS# and asserts the REQaO# (command and B/E's). TRDY# is asserted three clocks later in T6. TRDY# is active and DBSY# is inactive in T8, so data transfer can begin in T9; DRDY# is asserted at this time. The initiator drives data onto the data bus D 63:0!# during T9.
A burst or full-speed read transaction is illustrated in FIG. 3c. Back-to-back read data transfers from the same agent with no wait states. Note that the request for transaction-4 is being driven onto the bus while data for transaction-1 is just completing in T10, illustrating the overlapping of several transactions. DBSY# is asserted for transaction-1 in T7 and remains asserted until T10. Snoop results indicate no implicit writeback data transfers so TRDY# is not asserted.
Likewise, a burst or full-speed write transaction with no wait states and no implicit writebacks is illustrated in FIG. 3d. TRDY# for transaction-2 can be driven the cycle after RS 2:0!# is driven. In T11 the target samples TRDY# active and DBSY# inactive and accepts data transfer starting in T12. Because the snoop results for transaction-2 have been observed in T9, the target is free to drive the response in T12.
A deferred read transaction is illustrated in FIG. 3e. This is a split transaction, meaning the request is put out on the bus, then at some time later the target initiates a reply to complete the transaction, while other transactions occur on the bus in the intervening time. Agents use the deferred response mechanism of the P6 bus when an operation has significantly greater latency than the normal in-order response. During the request phase on the P6 bus 15, an agent can assert Defer Enable DEN# to indicate if the transaction can be given a deferred response. If DEN# is inactive, the transaction cannot receive a deferred response; some transactions must always be issued with DEN# inactive, e.g., bus-locked transactions, deferred replies, writebacks. When DEN# is inactive, the transaction may be completed in-order or it may be retried, but it cannot be deferred. A deferred transaction is signalled by asserting DEFER# during the snoop phase followed by a deferred response in the response phase. On a deferred response, the response agent must latch the deferred ID, DID 7:0!#, issued during the request phase, and after the response agent completes the original request, it must issue a matching deferred-reply bus transaction, using the deferred ID as the address in the reply transaction's request phase. The deferred ID is eight bits transferred on pins Ab 23:16! in the second clock of the original transaction's request phase.
A read transaction on the PCI bus 20 (or 21) is illustrated in FIG. 3f. It is assumed that the bus master has already arbitrated for and been granted access to the bus. The bus master must then wait for the bus to become idle, which is done by sampling FRAME# and IRDY# on the rising edge of each clock (along with GNT#); when both are sampled deasserted, the bus is idle and a transaction can be initiated by the bus master. At start of clock T1, the initiator asserts FRAME#, indicating that the transaction has begun and that a valid start address and command are on the bus. FRAME# must remain asserted until the initiator is ready to complete the last data phase. When the initiator asserts FRAME#, it also drives the start address onto the AD bus and the transaction type onto the Command/Byte Enable lines, C/BE 3:0!#. A turn-around cycle (i.e., a dead cycle) is required on all signals that may be driven by more than one PCI bus agent, to avoid collisions. At the start of clock T2, the initiator ceases driving the AD bus, allowing the target to take control of the AD bus to drive the first requested data item back to the initiator. Also at the start of clock T2, the initiator ceases to drive the command onto the C/BE lines and uses them to indicate the bytes to be transferred in the currently addressed doubleword (typically, all bytes are asserted during a read). The initiator also asserts IRDY# during T2 to indicate it is ready to receive the first data item from the target. The initiator asserts IRDY# and deasserts FRAME# to indicate that it is ready to complete the last data phase (T5 in FIG. 3f). During clock T3, the target asserts DEVSEL# to indicate that it recognized its address and will participate in the transaction, and begins to drive the first data item onto the AD bus while it asserts TRDY# to indicate the presence of the requested data. When the initiator sees TRDY# asserted in T3 it reads the first data item from the bus. The initiator keeps IRDY# asserted upon entry into the second data phase in T4, and does not deassert FRAME#, indicating it is ready to accept the second data item. In a multiple-data phase transaction (e.g., a burst), the target latches the start address into an address counter, and increments this address to generate the subsequent addresses.
In order to improve power consumption, the processors can enter what is known as a "stop clock mode." An agent may issue a stop clock acknowledge transaction, sometimes also called the "stop grant acknowledge transaction," when it enters the stop clock mode. The bridge 18 claims this transaction and posts it in the downstream PWQ 50.
When the PCI interface 44 sees a stop clock acknowledge cycle in the DSPWQ 50, the interface 44 issues a PCI stop clock acknowledge special cycle on the PCI bus 20. At this point, however, all pending posted writes that were posted ahead of the special cycle transaction, would have been completed.
The stop clock special cycle can be posted because PCI special cycles are not addressed to any specific device. As a result, no agent responds with DEVSEL#. Thus, the transaction is terminated with an initiator abort. In other words, the cycle is not retried and does not cause deadlocks or livelocks.
While the Pentium brand processors normally account for buffered writes being undertaken by the processor itself by waiting until these buffered writes are completed before initiating the stop clock special cycle, no such provision is included for accounting for posted writes contained in bridges connecting to downstream buses, such as the PCI bus 20. By the use of the existing posted write protocol, this problem can be efficiently and advantageously overcome.
While the present invention has been described with respect to the single preferred embodiment, those skilled in the art will appreciate a number of modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of the present invention.
|Cited Patent
|Filing date
|Publication date
|Sep 28, 1982
|Oct 1, 1985
|The John Hopkins University
|Synchronous clock stopper for microprocessor
|Sep 9, 1994
|May 21, 1996
|Advanced Risc Machines Limited
|Write request interlock
|Aug 28, 1995
|Sep 10, 1996
|Mitsubishi Denki Kabushiki Kaisha
|Clock generating circuit and microcomputer incorporating same
|Dec 21, 1994
|Dec 23, 1997
|Intel Corporation
|Method and apparatus for transferring information between a processor and a memory system
|Citing Patent
|Filing date
|Publication date
|Sep 19, 1997
|Jan 18, 2000
|International Business Machines Corporation
|Method and apparatus for transferring data between buses having differing ordering policies via the use of autonomous units
|Nov 3, 1998
|Nov 7, 2000
|Intel Corporation
|Method and apparatus for an improved interface between computer components
|Nov 25, 1998
|Jun 26, 2001
|Advanced Micro Devices, Inc.
|Interrupt gating method for PCI bridges
|May 22, 1998
|Oct 23, 2001
|Intel Corporation
|Method and apparatus for power mode transition in a multi-thread processor
|Oct 7, 1999
|Apr 16, 2002
|Intel Corporation
|Method and apparatus for initializing a computer interface
|Jun 8, 1999
|Aug 27, 2002
|Intel Corporation
|Handling multiple delayed write transactions simultaneously through a bridge
|Nov 3, 1999
|Feb 4, 2003
|Intel Corporation
|Peripheral component interconnect (PCI) configuration emulation for hub interface
|Dec 22, 1999
|Sep 30, 2003
|Intel Corporation
|Method and apparatus for improving read latency for processor to system memory read transactions
|Sep 12, 2001
|Aug 10, 2004
|Intel Corporation
|Method and apparatus for power mode transition in a multi-thread processor
|Jul 7, 2004
|Dec 27, 2005
|Intel Corporation
|Method and apparatus for power mode transition in a multi-thread processor
|Nov 3, 1999
|May 2, 2006
|Intel Corporation
|Virtual wire signaling
|Jul 22, 2003
|Oct 24, 2006
|Oki Electric Industry Co., Ltd.
|Data processing apparatus configured to operate with one of more clock frequencies determined by a priority order derived from one or more interrupt signals from a CPU
|Nov 29, 2002
|Dec 19, 2006
|Intel Corporation
|Method for providing power management on multi-threaded processor by using SMM mode to place a physical processor into lower power state
|Sep 12, 2001
|Mar 13, 2003
|Toll Bret L.
|Method and apparatus for power mode transition in a multi-thread processor
|Oct 26, 1999
|Jun 12, 2003
|Jasmin Ajanovic
|Method and apparatus for an improved interface between a memory control hub and an input/output control hub
|Nov 29, 2002
|Jun 3, 2004
|Barnes Cooper
|Apparatus and method for providing power management on multi-threaded processors
|Jul 22, 2003
|Jul 15, 2004
|Soichiro Inaba
|Data processing apparatus
|Jul 7, 2004
|Dec 2, 2004
|Toll Bret L.
|Method and apparatus for power mode transition in a multi-thread processor
|Aug 20, 2009
|May 12, 2011
|Enerco Group, Inc.
|Gas-Fired Heater with Carbon Dioxide Detector
|May 24, 1999
|Dec 2, 1999
|Intel Corporation
|Method and apparatus for power mode transition in a multi-thread processor
|U.S. Classification
|710/310, 370/402, 713/322
|International Classification
|Cooperative Classification
|European Classification
|Apr 7, 1997
Owner name: COMPAQ COMPUTER CORPORATION, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEEMAN, THOMAS R.;REEL/FRAME:008441/0962
Effective date: 19970325
|Dec 31, 2001
Owner name: COMPAQ INFORMATION TECHNOLOGIES GROUP, L.P., TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:COMPAQ COMPUTER CORPORATION;REEL/FRAME:012418/0222
Effective date: 20010620
|Apr 11, 2002
|Fee payment
Year of fee payment: 4
|Jan 21, 2004
Owner name: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P., TEXAS
Free format text: CHANGE OF NAME;ASSIGNOR:COMPAQ INFORMATION TECHNOLOGIES GROUP, LP;REEL/FRAME:015000/0305
Effective date: 20021001
|May 3, 2006
|Fee payment
Year of fee payment: 8
|May 3, 2010
|Fee payment
Year of fee payment: 12
|Nov 9, 2015
Owner name: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.;REEL/FRAME:037079/0001
Effective date: 20151027


text:
EUA publishes regular press releases to inform journalists about the different areas of our work, such as the latest reports, studies and events etc.
European universities call for immediate rethinking of Trump's executive order
Media Invitation: EUA Annual Conference 2017 Autonomy and freedom: The future sustainability of universities
Theresa May's Brexit speech: EUA applauds focus on science, research and innovation
EU Copyright Reform: Leading research groups call for more change
Horizon 2020: European universities call for more competitiveness and efficiency
New Brexit factsheet: The UK in European research and student mobility
Roadmap aims to mobilise European universities in energy
Erasmus+ mid-term review: European universities have their say
EUA welcomes EC proposal for Copyright Directive, but calls for more clarity
University autonomy in Turkey: First impact of new decrees
EUA's vision for next EU Framework Programme for Research and Innovation
EUA Statement: Autonomy and academic freedom under further pressure in Turkey
EUA calls for ambitious EU research funding for 2017
Media Invitation: 11th European Quality Assurance Forum
Brexit: Funding confirmed for EU students applying for 2017-2018
University funding trends: EUA launches dialogue at Funding Forum
Universities under pressure: EUA releases new data on funding trends
Media Invitation: 3rd EUA Funding Forum - "Efficient universities: Value for society"
Juncker fails to highlight research, innovation and higher education in plan to boost jobs and growth
EUA Factsheet: After the Brexit referendum - Possible outcomes for Horizon 2020 and Erasmus+
Turkey after the coup attempt: EUA meets with Turkish Higher Education Council
3rd Funding Forum Media Invitation
EUA condemns attack on American University in Afghanistan
EUA Statement condemning the forced resignation of 1577 university deans
One year of EFSI: No benefit for universities
Arab-Euro Conference on Higher Education to address societal mission and refugees
European Innovation Council: EUA's response to call for ideas
EUA endorses Amsterdam Call for Action on Open Science
Academic freedom under pressure in Turkey: EUA statement of solidarity with universities and scholars
Press Release: University leaders gather to discuss the impact of digitalisation on Europe's universities, their staff and students
Press Release: EUA endorses Large-scale Implementation of Open Access to Scholarly Journals
Press Release: EUA presents Refugees Welcome Map
The European University Association, as the representative organisation of both the European universities and the national rectors' conferences, is the main voice of the higher education community in Europe. EUA's mission is to promote the development of a coherent system of European higher education and research. Key priorities for EUA include:
EUA has expertise in the following EU policy domains:
Brussels office:
Avenue de l'Yser, 24
1040 Brussels
Tel: +32 (0) 2 230 55 44
EUA Secretariat
Contact Information


text:
This is a competitive renewal of an application for postdoctoral training in cancer genetics at the Ohio State University Comprehensive Cancer Center (OSLJCCC). During the first funding period, the Advisory Committee and training faculty quickly realized the many strengths of the training program as well as some of the weaknesses. This application thus represents an evolving concept for training our new genre of cancer researchers that includes several new aspects to the training that we have implemented or plan to implement in the proposed Cancer Genetics Training Program (CG T32). The central theme and strength of the training program of having basic/translational co-mentoring of trainees in three cancer sites remains intact. Forty scientists at the OSUCCC will join forces to train the next generation of cancer geneticists, with an emphasis on multidisciplinary approaches to the study and treatment of breast, gastro-intestinal and hematopoietic cancers. We will use unique recruiting tools that were proven extraordinarily successful in the last funding period to attract and/or retain eight talented postdoctoral candidates each year of the program. Recognizing that a complete understanding of the basic mechanisms of cancer initiation and progression will be required for the efficient translation of knowledge to the treatment of patients, the training program has compiled a balanced group of investigators with expertise in genetics, cell signaling, cell biology and tumor models, and with an intense interest and a proven record in translational research. The commitment to coupling basic knowledge to translational and/or clinical research will continue to be realized by providing trainees with two co-mentors with strengths in basic and translational research and having divergent expertise, bridging the gap between these two areas. The main new aspects of the training program include 1. an annual postdoctoral symposium series, 2. a grant writing workshop that will be specific to each trainee and guide/evaluate applications aimed to help them transition into independent research positions (NIHK99/ROO, K01 or similar grants), and 3. the addition of new training faculty with strengths in translational and/or clinical cancer research. By maintaining the original strengths and focus of the CG T32 program and implementing novel targeted training approaches, the proposed training program will create a unique setting that strongly encourages basic scientists to venture into translational/clinical research.
!: Given the enormous gain of basic knowledge about the biology of cancer in recent years and the palpable excitement in cancer therapeutics, we feel an obligation to retool our strategies of training future cancer researchers to meet the expectation of eventually - sooner rather than later - eradicating cancer from society. We believe that this training program will help to also enhance the extensive ongoing collaborative studies that already exist between training faculty and foster further intellectual and practical exchange of basic and translational concepts to cancer genetics research.
|Larson, Jennifer R; Facemyer, Eric M; Shen, Kuo-Fang et al. (2014) Insights into dynamic mitotic chromatin organization through the NIMA kinase suppressor SonC, a chromatin-associated protein involved in the DNA damage response. Genetics 196:177-95
|Arango, Daniel; Morohashi, Kengo; Yilmaz, Alper et al. (2013) Molecular basis for the action of a dietary flavonoid revealed by the comprehensive identification of apigenin human targets. Proc Natl Acad Sci U S A 110:E2153-62
|Meng, Wei; McElroy, Joseph P; Volinia, Stefano et al. (2013) Comparison of microRNA deep sequencing of matched formalin-fixed paraffin-embedded and fresh frozen cancer tissues. PLoS One 8:e64393
|Wenzel, Pamela L; Chong, Jean-Leon; Saenz-Robles, M Teresa et al. (2011) Cell proliferation in the absence of E2F1-3. Dev Biol 351:35-45
|Yilmaz, Alper; Mejia-Guerra, Maria Katherine; Kurz, Kyle et al. (2011) AGRIS: the Arabidopsis Gene Regulatory Information Server, an update. Nucleic Acids Res 39:D1118-22
|Trikha, Prashant; Sharma, Nidhi; Opavsky, Rene et al. (2011) E2f1-3 are critical for myeloid development. J Biol Chem 286:4783-95
|Yilmaz, Alper; Grotewold, Erich (2010) Components and mechanisms of regulation of gene expression. Methods Mol Biol 674:23-32
|Hertlein, Erin; Byrd, John C (2010) Signalling to drug resistance in CLL. Best Pract Res Clin Haematol 23:121-31
|Chen, Shih-Shih; Raval, Aparna; Johnson, Amy J et al. (2009) Epigenetic changes during disease progression in a murine model of human chronic lymphocytic leukemia. Proc Natl Acad Sci U S A 106:13433-8
|Chong, Jean-Leon; Wenzel, Pamela L; Saenz-Robles, M Teresa et al. (2009) E2f1-3 switch from activators in progenitor cells to repressors in differentiating cells. Nature 462:930-4
Showing the most recent 10 out of 20 publications


text:
Lent begins tomorrow! Sign up for one of our Easter devotions.
19:6 kingdom of priests and a holy nation. Israel is to be a priestly royalty, a holy nation set apart from the world as a priest was set apart in ancient society. The emphasis here falls on Israel's relation to God rather than on any priestly ministry to the nations, yet Israel's relation to the Lord also bears witness to the world. Verses 4–6a reflect the Abrahamic covenant of Gen. 12:1–3. What this passage prescribes for Israel, the new covenant makes a reality for believers (1 Pet. 2:9–10; Rev. 1:6; 5:10; 20:6).
Starting your free trial of Bible Gateway Plus is easy. You're already logged in with your Bible Gateway account. The next step is to enter your payment information. Your credit card won't be charged until the trial period is over. You can cancel anytime during the trial period.
Click the button below to continue.
You've already claimed your free trial of Bible Gateway Plus. To subscribe at our regular subscription rate of $3.99/month, click the button below.
It looks like you're already subscribed to Bible Gateway Plus! To manage your subscription, visit your Bible Gateway account settings.
Try Bible Gateway Plus, a brand-new service that lets you experience Bible Gateway free of banner ads! It also gives you instant access to over 40 Bible study and inspirational devotional books, including the NIV Study Bible. With Bible Gateway Plus, you can experience and understand God's Word in life-changing new ways, without the distraction of ads. Try it free for 30 days—you can cancel at any time. Following your 30-day free trial, Bible Gateway Plus is only $3.99/month.
Three easy steps to start your free trial subscription to Bible Gateway Plus.