text:
Share house
Share house
3 Bedrooms
3 Beds
2 Bathrooms
2 Baths
1 Flatmates
1 Flatmates
|Room Type
|Private room
|Shared bathroom
|Length of Stay
|4 weeks to 1 year
|Anyone welcome
|Weekly rent
|2 weeks rent
|Included in rent
|Included in rent
|Off street parking
No couples due to the room space.
Modern townhome. Includes rent, all bills, fully furnished and equiped home, TV and Foxtel in bedroom, wifi, parking and extras.
Were both easygoing and enjoy relaxing with a movie on week nights. We gym most days, weekend chores, friends and family. We like our privacy but still socialise.
Newly built modern town home. Comfortable, clean, provides guest with privacy and accessibility to transport. Wooden floors downstairs, lounge room carpet and carpet upstairs. Heating and cooling throughout the home.
$185 includes rent, gas, electricity, water, heating/cooling, Internet, Foxtel, fully furnished home, fully furnished bedroom with tv and new furniture, parking and house cleaning.
Home will have one guest staying at a time and sharing the home with the two owners.
Private upstairs areas for guest and at one end of the home away from the owners bedroom. Shared areas downstairs.
Bedroom includes, king single bed with new mattress, TV, hdmi cable to put laptop into, DVDs player, DVDs, Foxtel, large shelving, blackout curtains, chair, bedside table, candles, painting, door stop, chest of drawers, portable wardrobe with hangers and shelves, rubbish bin, moveable fan, moveable heater, clothes basket, extra blanket and pillows, door hangers for clothes, power board, towels, lamp, floor rug and window.
Separate upstairs private guest lounge area includes lounge, floor lamp, floor rug, blanket, two pillows, coffee table, books and table tray.
Private study room for guest. Includes desk, chair, printer, stationary, lamp and storage space.
Fully equipped kitchen and dinning table area for guest use. Kitchen includes dishes, utensils, pots, pans, rice cooker, oven, toaster, microwave, stove, fridge, cupboard space and sink.
Lounge area downstairs with large couch, coffee table, book shelf, carpet, speakers, TV, Foxtel and books.
Downstairs toilet and sink are accessible too guest.
Large bathroom upstairs with shower, new massage shower head, bathtub, large mirror, draw for guest, locks on doors, door hangers and large counter space accessible by guest.
Downstairs laundry with washer,dryer, iron/board for guest use.
Backyard with furniture, BBQ, clothes line and access to a park.
Located 10 mins drive to Semaphore beach, 15 min drive to the city. 1 min drive to Arndale shopping centre has a movie theatre, woolworths, Coles, retails stores, banks, food court and other. Anytime fitness gym
Walking distance to a chemist, bus stops, petrol station, pizza, post office, park,oval, vietnamese and thai restaurants
Bus stop at the end of the street to Arndale shopping centre which is a bus hub to the city, west lakes and to port Adelaide.
Foxtel Go in bedroom, setup via a laptop
Air conditioning / heating through out the home
Board games
Foxtel in the lounge room
movies hard drive
DVDs in bedroom
Fire alarms
Front security screen door
New massage shower head
First Aid kit
Home cleaning provided
Use of mail box
House keys
More share house listings in Woodville North, Adelaide or view all rooms in Woodville North, Adelaide


text:
HTC has released a firmware update for the HTC Legend to fix some problems users have been experiencing. Apparently, The HTC Legend would not show all the available applications in the Android Market, and it had something to do with applications gaining access to the camera. Weird huh? What does camera access have to do with the Android Market?
I took this from the HTC Support Site.
Update – HTC Legend Firmware Over The Air (FOTA) update
In our commitment to providing you with the best user experience, we are pushing out a new firmware update to your phone to enable apps that use the camera. Your phone will receive a notification of this update when it is made available. Simply press OK to accept the update via a data connection such as Wi-Fi or GPRS/3G. After installing the update, you can confirm a successful update by confirming the Software Number (From the Home Screen go to MENU> Settings> About Phone> Software information> Software number). The new software number after the update will be 1.31.405.4 for an HTC phone. Note: We recommend using a free Wi-Fi hotspot or an unlimited data plan to apply this update. If not, standard data connection charges may apply. For any questions, please contact us at http://www.htc.com/www/CA_Hotline.aspxâ€
The update is available now and you may have already received it. If you haven't, you can manually force your phone to check using the following instructions:
- Press Your Menu Button
- Select Settings
- Select About Phone
- Select System Software updates
Hope you've now got access to the missing applications.
Source: TheUnwired

subset: commoncrawl


text:
Klinger comments to Kwang that he's thinking of getting a howitzer himself--"Just think of the self-inflicted wound it could make!" This is the same man who once said that he would never shoot himself because he would ruin a perfectly good pair of nylons.
When Hawkeye receives the howitzer instead of his expected jeep, Potter orders him to get rid of it because the sight of it in camp will draw enemy fire. After trying in vain to have it sent to a non-combat unit, B.J. suggests that they put it out of their misery by removing the firing pin and pouring cement down the barrel to render it useless. That's all very well and good, but it still looks like a gun, which was Potter's whole point.
Hawkeye: Guess who, Charles?
B.J.: We've come back!
Charles: Like the belch from a bad onion!
Charles (about Kwang): HE gets a certificate of achievement?
Hawkeye: Three days with you, he should get the Purple Heart.
Kwang: Why do you wear the uniform of a nurse?
Klinger: It's a disguise. I'm hiding from sanity.
Kwang: That's crazy.
Klinger: See? It's working!
Hawkeye (to Charles): All my fleas are dead! MURDERER!
Radar does not appear in this episode.
After Hawkeye and BJ disable the Howitzer that has been mistakenly delivered to them, Hawkeye says, "Death takes a holiday." Death Takes A Holiday is a 1934 film directed by Mitchell Liesen.
Klinger is serving dinner in the Mess Tent and he says, "Welcome to Max Klinger's Kamikaze Kitchen!" There are quite a few kamikaze references on M*A*S*H. Kamikazes were Japanese suicide pilots in World War II. Their job was to crash explosive-laden aircraft into enemy targets. "Kamikaze" literally means "divine wind."
No results found.
No results found.
No results found.


text:
Registration takes less than 1 minute.
The ACX Crystal, which collided with U.S. Navy destroyer USS Fitzgerald June 17, killing seven sailors, was being controlled by a computerized navigation system at the time of the collision, according to a preliminary investigation.
Chairs of the House PORTS Caucus - Congressmen Alan Lowenthal (CA-47) and Ted Poe (TX-02) - sent a letter to DHS Secretary John Kelly to get a classified understanding on the country's ports' cyber protection plans.
Dalian Global Unity Shipping, two Chinese nationals and Bank of Dandong have been banned by the U.S. Treasury Department for violating a United Nations ban on shipping and transactions with North Korea.


text:
Bear Valley
Welcome to Bear Valley
Seven miles southwest of downtown Denver—lying roughly between Wadsworth, Yale, Sheridan and Hampden—is the neighborhood of Bear Valley. In the late 1800s, gold and silver fueled Denver's rapid growth and made many new residents quite wealthy. Many of them chose to build summer homes in the southwest suburbs, where they could escape the city, and take advantage of more open land and sweeping views. One of those summer homes, which still stands in Bear Valley, belonged to the "Unsinkable" Molly Brown herself.
The Avoca Lodge, Brown's summer home, today serves as an events center and hosts weddings, historical tours, and even murder mystery nights. And while a handful of these turn-of-the-century Victorians still exist in Bear Valley, the area is largely dominated by ranches, split-levels, townhomes, condos and apartment buildings built during the '60s and '70s. Many homes offer large, manicured lots along quiet streets that belie the neighborhood's proximity to the convenience of the major thoroughfares of Wadsworth, Sheridan and Hampden.
A few small strip malls can be found along the borders of Bear Valley, offering limited retail and largely fast food and fast-casual dining, but nearby Bear Valley Shopping Center and River Point at Sheridan provide more shopping, restaurant and entertainment options. Bear Creek and the accompanying trail run along the southern edge of the neighborhood and Bear Creek Greenbelt lies just west of the area, across Wadsworth. These, coupled with the five golf courses that can be found within just a couple of miles, offer plenty of recreational opportunities to the residents of Bear Valley.
Lifestyle Attributes
4 John F Kennedy High School GreatSchools© Rating
- Walk Score©: 30
- Transit Score©: 38
- Current Neighborhood Listings
- Recently Sold


text:
Find us on Facebook
Follow us on Twitter
Watch us on YouTube
One of the most rewarding involvements—and one that is virtually guaranteed to help you on your path of spiritual growth—is a small group Bible study.
Personal Update, eNews, and more…
Shop Now →
Koinonia Institute presents its 2016 Strategic Perspectives Conference in Coeur d'Alene, Idaho. Intel and insight to understand the times. Get the entire conference on DVD, Audio CD, or downloadable audio or video.
Buy Now →
Copyright © 1996-2017 by Koinonia House Inc., P.O. Box D, Coeur d'Alene, ID 83816


text:
Doubting Thomas is a term that is used to describe someone who will refuse to believe something without direct, physical, personal evidence; a skeptic.
The term is based on the Biblical account of Thomas the Apostle, who doubted the resurrection of Jesus and demanded to feel Jesus' wounds before being convinced (John 20:24-29), although the Bible does not mention if actual contact took place. After seeing Jesus alive and being offered the opportunity to touch his wounds—according to the author of the Gospel of John—Thomas professed his faith in Jesus; on this account he is also called Thomas the Believer.
According to the Biblical account, Jesus then said "blessed are they that have not seen, and yet have believed", suggesting Jesus's preference was for faith over skepticism. Thomas was a very close friend of Jesus, but did not believe Jesus came back to life after he died on the cross.
See also
- Some or all of this article is forked from Wikipedia. The original article was at Doubting Thomas. The list of authors can be seen in the page history.
- Thomas the Apostle
- Thomas and John
- Gospel of John
- Christianity
- Doubt
- Gospel_of_Thomas#Intertextuality_with_John.27s_gospel


text:
Coursework in the Biblical Studies degree program spans the history of Israel in its ancient near Eastern context, the poetry and wisdom literature of the Jewish bible, a survey of the major and minor prophets of the Old Testament -- and the life and teachings of Jesus Christ as revealed in the gospel accounts.
The Bachelor of Arts in Biblical Studies degree program will guide you through the major theological themes in the Bible including: Creation, Sin, Reconciliation and Hope. Your ability to understand and apply the Bible will be enhanced through historical and contextual exploration of scripture. This degree will equip you to interpret the Bible for yourself and others and is available online or in a traditional classroom setting. The biblical studies degree online format option gives you the flexibility of completing assignments on your schedule.
The goal for graduates of the Bachelor of Arts (B.A.) in Biblical Studies degree program is not to master the Bible, but rather to be mastered by the Bible and to be servants of God to those with whom you come in contact. This degree not only allows you to understand and study the Bible, it also provides a foundation for seminary, various ministry positions, missions, social service, and/or for personal spiritual development.
Classes are typically completed in 5-week blocks.
See Tuition and Fees for details.
What is a biblical studies degree? Your range of study will span the history of Israel in its ancient near Eastern context, the poetry and wisdom literature of the Jewish bible, and a survey of the major and minor prophets of the Old Testament. You'll investigate the life and teachings of Jesus Christ as revealed in the gospel accounts.
Within this Biblical Studies degree, you'll explore the development of the early Church and its theology, including the epistles of Paul and the other New Testament writers, while considering how interpreters address problem passages. You'll learn apologetics – giving a rational defense of the Christian faith – from historical and philosophical perspectives as well as from textual examination to discover the reasons for why you believe what you believe. Your bible study and teaching skills will grow as a result of courses that will introduce you to effective tools and methods.
Contact an Enrollment Counselor at the College of Adult and Graduate Studies Center nearest you if you have questions or would like to talk to someone about admission to Colorado Christian University.


text:
Early Childhood Center
Get off to the right start with JUF Right Start. The
Jewish United Fund believes there's a world of learning, values,
community and sheer joy awaiting...
A variety of games, activities, music and non-stop fun
for children ages 1 to 7. Enjoyprivate use of Jungle Gym for 2
action packed hours. Three...
Ages 2-6years open 6:30am-6pm. Preschool. We provide a
small child/teacher ratio, Intro to English & Spanish languages
with reading readiness,...
Our historic program of thirty-nine years is known
for its traditional, academic approach in early education. Vibrant
classrooms and structured programming...
We offer a high quality alternative to traditional child care in
a warm and loving atmosphere for children 6 weeks through six
years, including private...
Provides full-day, year-round programs for children ages 2 ½-10.
Children ages 2 ½-5 are eligible for child care, Head Start and
Pre-K programs. Children...
With age-appropriate programs and a staff of dedicated teachers,
we ensure that children get the positive learning experiences they
need to grow up happy...


text:
This cool old rundown, wornout building I found in Gympie, Queensland.
building rustic antique classic
Love this!
Cheers Carol. Me too!
Loading more work by diversedesign...
10% off
for joining the Redbubble mailing list
Receive exclusive deals and awesome artist news and content right to your inbox.
Free for your convenience.


text:
Government don't do IT good. Not just here in the United States, but in Britain, as this Telegraph blogpost argues. "Most nations -- but especially the USA -- have a woeful record when it comes to IT procurement," writes blogger Willard Foxton, with a link to a subject that is familiar to American readers, the debacle of the Obama administration's healthcare.gov.
Foxton goes on to say that it's not only governments that have problems procuring information technology. So do private sector firms, he writes, citing a McKinsey & Co. report that half of large IT projects "go wildly over budget."
There's a difference here, though, between the private and public sectors. The private sector is held accountable in the marketplace. If IT doesn't work, or if cost overruns raise prices to uncompetitive levels, consumers have alternatives. When government IT fails, however, the citizen doesn't have any alternative. You stare at your computer, wondering if it might work if you hit it with a hammer.
All of which suggests that centralized command-and-control government is an unsuitable means of delivering services in the information age. When Social Security was enacted in 1935, in the industrial age, the government could hire armies of file clerks who could arrange pieces of standard-sized page in manila folders in steel filing cabinets. That wasn't too hard to organize. It took time to extract the appropriate piece of paper to address any individual request for information, but it could be done. The basic system didn't have to be overhauled every two years -- the time in which computer capacity doubles in line with Moore's Law. You just set up a schedule to procure more pieces of paper, manila folders and filing cabinets.
IT doesn't work that like. Government procedures are inevitably slow, for reasons that include the good (to prevent fraud on taxpayers) as well as the bad (employees can't be fired or otherwise held accountable). They can't match the pace of technological change.
More than half a century ago, Friedrich Hayek argued persuasively that centralized government could never process information as well as decentralized markets. Government's incompetence at IT procurement suggests that markets' superiority over centralized government is even greater than when Hayek was writing.
I've written several columns this year on the poor performance of government, focusing on recent books by John Micklethwait and Adrian Wooldridge, Peter Schuck and Philip Howard, all highly worth reading.


text:
Big Canoe is an hour north of Atlanta, and it is the perfect destination venue without the airfare. We have 3 facilities that allow outside catering with indoor/outdoor dining, and our clubhouse can also provide all your food and beverage needs customized to your budget and floor plan. The clubhouse also provides a day-of wedding coordinator.
Learn more about Big Canoe POA by visiting our booth at the Georgia Bridal Show on Sunday, July 31, 2016 at the Cobb Galleria Centre in Atlanta! We will have bridal packets as well as venue pricing and descriptions…We will also have discounted rates for 2017 weddings!
Get more information at BigCanoePOA.org + keep up with us on Facebook, Instagram and Pinterest.


text:
|Message view
|« Date » · « Thread »
|« Date » · « Thread »
|"Marcel Reutegger (Commented) (JIRA)" <j...@apache.org>
|[jira] [Commented] (JCR-3162) Index update overhead on cluster slave due to JCR-905
|Thu, 15 Dec 2011 11:46:30 GMT
[ https://issues.apache.org/jira/browse/JCR-3162?page=com.atlassian.jira.plugin.system.issuetabpanels:comment-tabpanel&focusedCommentId=13170132#comment-13170132 ] Marcel Reutegger commented on JCR-3162: --------------------------------------- I also noticed that the test is not included in the TestAll suite of the respective package. This means the new test is not run with every build. The new test uses annotations to mark the test, which makes it difficult to use in the TestAll. Is there a specific reason why you used annotations instead of inheriting from JUnitTest. I quickly extended the test to make the test nodes versionable and check consistency on the complete workspace (including the version storage). Running the test now results in random failure for me. See attached patch. > Index update overhead on cluster slave due to JCR-905 > ----------------------------------------------------- > > Key: JCR-3162 > URL: https://issues.apache.org/jira/browse/JCR-3162 > Project: Jackrabbit Content Repository > Issue Type: Improvement > Components: clustering > Reporter: Alex Parvulescu > Priority: Minor > Fix For: 2.3.6 > > Attachments: DbClusterTestJCR3162.patch, JCR-3162-v2.patch, JCR-3162-v3.patch, JCR-3162-v4.patch, JCR-3162-v5.patch, JCR-3162.patch > > > JCR-905 is a quick and dirty fix and causes overhead on a cluster slave node when it processes revisions. -- This message is automatically generated by JIRA. If you think it was sent incorrectly, please contact your JIRA administrators: https://issues.apache.org/jira/secure/ContactAdministrators!default.jspa For more information on JIRA, see: http://www.atlassian.com/software/jira
|View raw message


text:
Lincoln Collection
"Wow" your family and friends with this beautiful four door hutch, made of solid wood. Built to last for generations, this hutch is as durable as it is handsome.
This four-door hutch features adjustable glass shelves, dovetailed drawers, and adjustable wood shelves in the buffet. This Amish hutch is a full 76" in length and 81 3/4" in height.
Showcase your best silver in this masterpiece hutch.
Please call 1-866-272-6773 with questions on our Amish dining room furniture.
© Copyrights 2003 - 2017 DutchCrafters All rights reserved.


text:
Chinese Car Culture - riding along in my automobile and driving home for Christmas
Expand Messages
- A grim and instructive read - that piece by Ted Conover
It set off some grim musing on the unshared condition. I came across a book
the other day - Jan Needle's 'Wildwood' - which tells the wonderful tale of
'The Wind in the Willows' from the perspective of those who live or try to
live in the Wild Wood.
I can hardly imagine the population of any developing country not being
seduced by these insanely unsustainable transitions, attracted to
circumstances where untold opportunities seem to open up for individual
enjoyment of material wealth.
As a member of several generations of the river bank class in "The Wind in
the Willows", one part of me has resented the incursion of the stoats into
my privileged idyll which, whether it was walking (what is now called
rambling), motoring, yachting, travelling (We are travellers, they are
tourists). These recreations were as good, as they were for those who lived
on 'the riverbank' (messing about in boats for example) because the greater
part of the population had to give so much of their time to simply
"They" stayed out of "our" space, "our" consciousness and, in many cases,
"our" consciences. "We", "our" and "they" are political pronouns often used
as though they were politically neutral terms.
Bertrand Russell said the central dilemma of redistributive politics is that
"you can ruin absolutely anything by making it available to everybody." In
my childhood and much of my later life I dipped regularly into the world of
badger, rat, toad and mole but I have also striven to vote their/my world
I have regrets. My wife and I had two weeks on our own in North Brittany a
few days ago, lying on pleasant beaches and strolling the rocky coastline
but even though we were outside school holiday windows there wasn't a
landscape whose serenity wasn't interrupted by the close and distant noise
of exploding fossil fuel and the clear sky overhead was streaked from
horizon to horizon by contrails. The stoat population has been rightly
liberated and is on the move in search of riverbanks.
I was inclined to A.A.Milne's view that: "One does not argue about The Wind
in the Willows. The young man gives it to the girl with whom he is in love,
and, if she does not like it, asks her to return his letters. The older man
tries it on his nephew, and alters his will accordingly. The book is a test
of character. We can't criticize it, because it is criticizing us. But I
must give you one word of warning. When you sit down to it, don't be so
ridiculous as to suppose that you are sitting in judgment on my taste, or on
the art of Kenneth Grahame. You are merely sitting in judgment on yourself.
You may be worthy: I don't know. But it is you who are on trial."
Well yes and no. Milne and Graham (and other Corinthians) may both have
written to exorcise the horrors of the Great War and did it with largely
unsentimental genius, but neither so far as I know could have quite made the
psychological leap to sharing the world with the stoats once they rose above
the stews of the Wild Wood. Only Toad might have come to play Folsom and if
he had the best song in his set would surely have contained a chorus of
"poop poop".
Simon (Badger)
Capitalist Roaders
By TED CONOVER
Published: July 2, 2006
The more instructive comparison, as we stood on this fancy bit of highway
surrounded by rice fields and, here and there, people at work in them, was
with the rural poor, the peasantry, the hundreds of millions of Chinese who
do not yet (and, you imagine, will not in their lifetimes) share this
prosperity. Many villages still are not connected to roads at all. When an
expressway just south of here was completed last year, I was told sotto voce
in Beijing, a series of demonstrations by peasants at a toll plaza delayed
its opening. They were angry because the road had taken their land, and
this, we are now seeing, is the story all over China: the government itself
counted nearly 80,000 mass protests in 2005 alone. The country's economic
growth is fantastic, the urban atmosphere heady. . .but then you see through
the glass the peasants just in from the countryside, burlap bags at their
feet, looking utterly from another planet, representatives of hundreds of
millions of others, almost standing still while Zhu and Li zoom on by.
Your message has been successfully submitted and would be delivered to recipients shortly.


text:
The Campanile
Excellent condition with no writing. 1st few pages show some foxing. Cover is near perfect.
This is a great WWII era college yearbook. Buy your parents or grandparents yearbook!
Great ads from Coca Cola, Hughes Tool Co. and more!
Check our store we have plenty of other Rice U. Yearbooks. We can make a deal on them all if you are a collector.
See something you like - make us an offer! We are clearing inventory and considering all offers!
We will consider offers on nearly all of our items - please contact us!


text:
Join Date: May 2006
Location: Beautiful British Columbia
Posts: 7,108
Mentioned: 0 Post(s)
Tagged: 0 Thread(s)
Quoted: 0 Post(s)
|Thread Tools
Our children make a study of us in a way no one else ever will. If we don't act according to our values, they will know.~Starhawk New User Agreement! http://www.mothering.com/articles/user-agreement
Anne, Mama to Conner 2/27/04 Gabrielle 2/6/06 W/LMC-TCS, Neurogenic Bladder, AFO & KAFO wearer, Neurogenic Bowel & Delaney 5/12/08 & Beethoven & Gizmo
Which is why I am being conservative and saying test again. So... test again already! Are you holding that pee? Not drinking anything? Going to the store right now for another test? Hmmm???
Yeah, Dollar Tree, which is "New Choice" I believe? I've heard those ones do funny things - evap lines and disapearing positives. I was trying to stay away, but now I'm tempted.
The co-pay at a walk in clinic for me is 100 bucks, so that would be an expensive test. I can't get in today to see my doc (which would only cost 25) so I'm stuck waiting it out.
|Thread Tools
Show Printable Version Show Printable Version
Email this Page Email this Page
|Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are Off
Online Users: 11,876
|24 members and 11,852 guests
|empresass79 , etsdtm99 , evadoyle90 , Gibson11 , jamesmorrow , JodTran , katelove , manyhatsmom , mei_sheets43 , mistylogan91 , mommyandhoney , moominmamma , philomom , profe , RollerCoasterMama , sar , scaramouche131 , speedsan70 , stefanyross , TheChainedAngel , thesalty88 , zebra15
|Most users ever online was 449,755, 06-25-2014 at 12:21 PM.


text:
Lauren Barth (from the album Forager on Horton Records)
In her role as Forager for her recent album release, Lauren Barth is the hunter/gatherer of songs that move through multiple genres and styles. On album opener "Want It Back", Lauren Barth dials in a 1960's rock'n'roll beat, backing the girl-group harmonies and a wall-of-sound instrumental barrage. Forager sees its lead character wearing different skins on "Mama Don't Cry" as she heads out into a world of risks, living on the edge with eyes wide open and backed a psychedelic Country soundtrack. Lauren Barth puts a train track beat underneath the Folk Rock of "Learned It from the Sky", rolls rhythms that bounce as they wrap around the story of "The Devil, My Father", sits on the front porch for a Folk ramble with "Buddies", and lazes on a western breeze for the desert-slow melodies of "City High".
Following time on the west coast, Lauren Barth left her San Francisco Bay Area and SoCal home base, traveling across the United States to gather new friends and stories. She took roots in the fertile musical scene of Tulsa, Oklahoma to begin the process of selecting songs for Forager. She recorded the album at Fellowship Hall Sound in Little Rock, Arkansas with Hard Working American Jesse Aycock in the producer's chair and as part of the backing band on multiple instruments. Forager offers a wide range of tastes for its sonic buffet as it lays the feast of songs out on a table bonded in the rhythms of Oklahoma with the overriding audio beat that holds each track on Forager showing heritage in the Tulsa sound. The motion slows as Lauren Barth puts away self-medicated pleasures in "Getting High (Is Getting Me Down)", and unravels the title track on a trance-like gait that puts Forager into a dreamworld as "Flood to the Drought" finds it way back home to Tulsa by listening to the natural hum of the city's groove.
Listen and buy the music of Lauren Barth from AMAZON or iTunes


text:
EARTHblog » Lauren Pagel
New Fracking Air Pollution Rule Reduces Harmful Pollution
By Lauren Pagel
August 18, 2015
Today, the Obama administration released its proposed rule to limit air pollution from fracking and other oil and gas operations. The Methane Pollution Standard is the first limits on methane emissions from new and modified facilities including well pads, compressor station, storage facilities and other infrastructure
Tagged with: methane
Amid Keystone chaos Congress is voting on one of the worst fracking loopholes
By Lauren Pagel
January 28, 2015
Today, the Senate is voting on amendments to the Keystone XL Pipeline Act. The bill itself, bill number S. 1, is a bad piece of legislation. It pushes the Keystone XL pipeline through – a pipeline that will harm our climate, threaten aquifers and harm nearby communities. Luckily, President Obama has already threatened to veto this ill-conceived bill.


text: Free RedBox Rental Today Only This post may contain affiliate links. Please see my full disclosure policy for details. January 27, 2011 By Tracie +1 Flip Tweet Share PinShares 0 There is a new code for a free rental that is good today only (January 27th). Use the code MOVIENIGHT to get yours free!The code is good until 11:59 tonight. Find a kisok here. +1 Flip Tweet Share PinShares 0


text:
Author | Pallavi Goorha | Thursday, Nov 15,2007 6:59 AM
Zenith Optimedia will be handling the media duties for Mail Today, the compact daily from the India Today Group which will hit Delhi newsstands on Friday, November 16. The account is estimated to be above Rs 20 crore. Mail Today is a collaboration between the India Today Group with Associated Newspapers, the publishers of Daily Mail.
Suresh Balakrishnan, CEO, Mail Today, said, "There are two reasons why we selected Zenith Optimedia to handle our business. They were best suited for our business because they are building media verticals. Moreover, they have experience in the media domain. There was group synergy and they are building an expertise on media."
Balakrishnan added that Zenith Optimedia would be handling print, TV, radio and Internet campaigns for Mail Today.
It may be recalled that Capital had won the creative business of Mail Today, following a multi-agency pitch in the last week of October. SSC&B Lintas and Rediffusion DY&R were the otehr agencies involved in the pitch process. As is already known, Grey handles the creative duties for the Group's flagship brand, 'India Today', for its English and five language editions, while Euro RSCG handles the creative duties for 'Business Today' and 'Golf Digest'.
Also see:
Mail Today to enter Delhi homes on November 16
We will not try & please everyone, but only the intelligent readers: Aroon Purie


text:
Charles Hurst Nissan is delighted to announce the All New Nissan X-Trail is now available to order in Belfast, Newtownards and Newtownabbey, Northern Ireland.
Unsurprisingly the dashing New X-trial has been nominated the winner of the What Car? Reader Award 2014. So what's so exciting about the new X-Trail, in short, it's designed to adventure in design that enables all passengers to enjoy every Journey. More specifically, it has optional 5 or 7 seats, it has a sleek crossover exterior design with the robustness of an SUV, giving it a sense of Premium. It possesses sculpted aerodynamic lines with subtle curves that give it an imposing presence whilst on the road.
The cargo roof bars, 19" alloy wheels, Chrome detailing, LED headlamps and the "boomerang" rear lights complete the new signature X-Trial exterior styling. Not only is the New X-Trial an absolute joy to drive, passengers can enjoy the view through the Power Panoramic Opening sunroof. It has similar dimensions to the outgoing model and when compared to the Qashqai+2, its dimensions are larger. The New X-Trial has an overall length of 4635mm, a wheelbase of 2706mm and sits at 1685mm high; it also has 30mm more ground clearance than the Qashqai+2, which generates greater comfort and increased visibility.
The New X-Trail is designed to accommodate the adventurer in you, with an impressive towing capacity of 2000kg on the Manual transmission and 1500kg on the Automatic transmission, toeing has never been more appealing. And with the tyre pressure monitoring system you notified if any tyre is not at optimal levels, giving you confidence that you safety is looked after at all times. To maximise driver visibility Nissan have included High Beam Assist, which automatically provides the largest lighting range available for your environment.
The perfectly balanced New X-Trail offers you great control and handling in all conditions with the innovative All Mode 4x4-I feature. You can select between 2WD, AUTO and LOCK to optimise control dependant on the conditions. Thanks to the clever Hill Start assist feature, those tricky starts are no longer an issue.
X-Trial adapts to your surroundings and anticipates the unexpected thanks to the various Innovative features it comes equipped with. From Blind Spot Warning for out of sight objects, to keeping you on track with the lane departure warning. Moving object detection and enhanced braking assistance enable you to react and stop instantly, traveling has never been safer thanks to our clever technologies.
Comfort of home on the move, from front to back the X-Trail is packed with luxurious features. The New Nissan Connect keeps you in touch with modern adventure, with a 7" high resolution, touch screen that's linked to the advanced Drive-Assist display. Navigation guidance instructions are displayed along with audio information to ensure you avoid swampy explorations whilst on adventures. There is even camera compatibility with Nissan Safety Shield which provides an all-round view of your car on screen, parallel parking has never been simpler. Other features included in the New Nissan Connect are full Smartphone connectivity, Bluetooth, USB/IPOD/AUX-In, DAB, AM/FM and CD player.
All this is a finger-tip away from the heated Zero-Gravity inspired Leather or Suede like tricot front seats, which provide total support from pelvis to chest which aids improved blood flow and fatigue on long distance driving.
The soft touch materials used on the door pads and central console are 8 times thicker than competition in X-Trails class. This coupled with air conditioning used to heat or cool your drinks is the attention the detail that sets X-Trail apart.
The 2nd and optional 3rd row seats are at different heights like "theatre seating" to ensure all passengers have ample visibility. Roomy, the 2nd row seats boast class leading recline and slide movement, ensuring flexibility over legroom and luggage storage. This ensures absolute comfort whilst taking in the view from the Power Panoramic sunroom, or at night, "moonroof". Access to the 2nd row seats is via a class leading 77 degree door opening, ideal for loading child seat.
With the two row seat layout there are 9 different vertical and horizontal combinations of stowage, with two lightweight storage boards you can reconfigure the layout to separate wet and dry cargo. The storage space can hold up to 75kg and when folded flat it leaves a completely flat surface for bulky objects.
To X-trail comes with a power tailgate to simply access the large storage space, which can be opened in 3 ways, by remote control switch, back door switch or a switch close to the steering wheel. Nissan Intelligent Key and Push Start button are other technologies available that aid ease of access and driver convenience. It's adventure time with the New Nissan X-Trail.
Alternatively, why not take a look at our current selection of quality used Nissan X-trail cars for sale
Your settings will take affect when you refresh the page or move to a new page. Find out more about cookies


text:
Restop RS510 Commode with Bags
Where to Buy
sponsored links
Help support this site by making your next gear purchase through one of the links above. Click a link, buy what you need, and the seller will contribute a portion of the purchase price to support Trailspace's independent gear reviews.
Retailers' Descriptions
Here's what other sites are saying:
When nature calls we answer, but you can't always dig a cathole and in many places you have to pack your waste out. Enter the Restop 2 waste management system. Make an icky chore sanitary and more pleasant. Restop 2 Commode with Bags contains everything needed to safely dispose of solid human waste. The patented "bag in a bag" design and final zipper closure securely contains the waste and the odor. Restop 2's special blend of polymers and enzymes instantly begins to break down the waste and turn it into a deodorized gel. The Restop Commode is a sturdy, top-locking base holding a full-size firm foam toilet seat. The commode has been tested to withstand 300 lbs. of pressure over a period of 10 hours so you can be sure that it will work for you. The commode is also the height of a standard toilet for your comfort. 10 Daily Restroom Kits (each kit contains two Restop 1 liquid waste bags and one Restop 2 for solid waste) included with the Commode. The kit also includes a tight-seal screw-on lid. Many boating areas now require you to carry out human waste. Even for those that don't, the removal of waste products protects the environment. Always check ahead with the area management agency to find out what they require for carry out systems. Always pack out used bags in a rigid, waterproof container.
Similar Products
Restop RS510 Commode
Whiz Freedom Feminine Funnel
GoGirl Female Urination Device
$8 - $12
Restop 2 for Solid Waste
$4 - $17
Restop RS2000 Personal Lavatory System
Whiz Freedom Zippered Carry Bag
Metolius Waste Case
Whiz Freedom Extension Tube
More Waste and Sanitation Supplies and Devices »
More from Restop »
Restop RS510 Commode with Bags
currently retails for:


text:
|Publication number
|Publication type
|Application number
|Publication date
|Sep 28, 1999
|Filing date
|Mar 13, 1997
|Priority date
|Mar 13, 1997
|Fee status
|Publication number
|Scott Lee Linke, Everett Ray Lumpkin, Kirk Alan Bailey, Jill Gosma Hersberger
|Original Assignee
|Delco Electronics Corporation
|Export Citation
|BiBTeX, EndNote, RefMan
|Patent Citations (14), Non-Patent Citations (7), Referenced by (18), Classifications (9), Legal Events (7)
|External Links: USPTO, USPTO Assignment, Espacenet
This invention relates to the design of cycle-based simulators for electronic systems. The contemplated electronic systems include those made with two or more independent electronic subsystems or circuits, such as a microcontroller and its peripheral devices. The simulators can provide fast, cycle accurate software verification by simulation, and are easily re-configured. They are particularly useful for testing software designed for use on consumer goods that contain electronic systems, such as automotive vehicle control systems.
It is known to use various types of electronic systems in all manner of consumer goods. Such systems typically include some means of receiving instructions from the consumer, a controller such as a microprocessor on a silicon chip, and peripheral devices such as sensors and output generators. A microwave oven, for example, may be instructed by a consumer who pushes a series of buttons to tell it to generate microwaves at a given power level for a given period of time. A more complex oven may include a sensor that will automatically cut off operation once a given temperature is reached. A far more complex example would be anti-lock brake and traction control systems such as the ones described in U.S. Pat. No. 5,487,595 issued to Wise, et al., Jan. 30, 1996.
Each of the above-described systems is dependent upon software, which is a pattern of instructions that operates on the microprocessor and its peripheral devices. The nature of the software, in turn, is influenced by the final design of the microprocessor and peripheral devices. In a normal product development cycle, both the peripheral devices and the software are likely to be changed, and the microprocessor may also change. Further, once a product design has been finalized, the product must be tested in a wide variety of circumstances to assure a manufacturer that the product will function as expected. Consequently, product development cycles of 3-5 years are not uncommon. An advantage of the present invention is that the time frame for a product development cycle may be reduced by increasing the efficiency of software testing. The inventors have devised a faster means of verifying whether software will operate on an electronic system in the expected manner, by simulation.
Various forms of circuit simulators are known. As used herein, the term circuit simulator means a software-driven system used to predict the behavior of electrical circuits or other physical systems. Given a description of a circuit and a stimulus, the simulator produces the response, or output, of the circuit to the stimulus.
Generally, the user describes the circuit to the simulator by giving a list of components and a specification indicating how they are interconnected. Each component is described in terms of its elements such as transistors, capacitors and resistors. The simulator has a mathematical model of each element of each component, and given a list of components, it is able to formulate a system of equations. The simulator then solves the system of equations and presents the solution to the user as the response of the circuit. The process of solving the system of equations is often a multipass process where the output of one element becomes the input to another element. In that case, multiple simulation passes must be performed in order to obtain the response of the circuit to the original stimulus. Where large numbers of circuit elements are involved, the number of calculations and their interrelationships becomes very large, very quickly. Also, the purpose of the simulator is to "put the system through its paces", that is, test the system in as many different situations as its creators can imagine a consumer might encounter. As a result, the process of performing a simulation can become unwieldy, and very time-consuming.
This detailed simulation of a circuit, or circuit-level simulation, is done when the operation or behavior of the circuit is first being developed and designed. Large circuits can contain millions of elements. Simulation of the circuit is necessary in order to analyze the interaction of all of the elements because it is impractical to physically build a new circuit every time a change is being considered. However, the speed of the simulation is slow due to the large number of calculations involved.
Several strategies for increasing the speed of simulation are known. Obviously, upgrading the calculating speed and capacity of the microcomputer workstation executing the simulator would be helpful, but such increases are bought at the price of new, expensive equipment. It is not economically feasible to attempt to match the calculating speed and capacity needs of new simulated hardware designs by continuously upgrading the physical equipment executing the simulator. Other strategies must be developed. In general, these strategies rely on various means of reducing the number of calculations involved.
For example, U.S. Pat. No. 5,068,812, issued to Schaefer, et al. Nov. 26, 1991, relates to a method of reducing the number of calculations required for simulation of a logic circuit by marking those elements which require new evaluation due to a change in the value of their input signals. Elements which have not been marked will be skipped. The change in value of an input signal is referred to as an "event", and simulators that operate primarily using this principle are referred to as "event-based or event-driven simulators". In principle, for each new event, a new simulation pass must be performed.
U.S. Pat. No. 5,467,462 issued to Fuji Nov. 14, 1995 relates to an event-driven simulator that further allows an operator to pre-set the definition of an event and also identify the follow-up calculation.
U.S. Pat. No. 5,426,768 issued to Kanazawa points out that event-driven simulators are subject to deadlocks when different portions of the circuit would give conflicting instructions to a single sub-element. A hierarchy based on the time the event occurred is established, and calculations with a lower selection priority are delayed, thereby providing an orderly way of organizing multiple simulation passes.
U.S. Pat. No. 5,384,720 issued to Ku et al. Jan. 24, 1995 relates to a simplified method of identifying which events are important, that is, which changes in input value affect either the internal stored state of the circuit or the outputs of the circuit. A user specifies which outputs are important via a "watched nodes list" and then the simulator monitors those nodes over time, and identifies those nodes which have varying signal values during a defined time period. Then new simulation passes are performed on the logic circuit for events on those identified nodes.
U.S. Pat. No. 5,335,191 issued to Kundert et al. Aug. 2, 1994 relates to a circuit simulator having improved efficiency due to a rearrangement of the location where calculations take place. A simulation engine processor provides specific instructions to component processors as to exactly which type of calculation among several possibilities is desired. Lists of information as to the past or current value of calculations of interest within the component processors are maintained within the engine processor so that the assessment of whether an event of interest has occurred is made by the engine processor instead of the component processors. As a result, the complexity and expense of the component processors are reduced.
In general, it is known that simulation speed can be increased by grouping a set of elements together and modeling the aggregate behavior of the elements. Then the behavior of the group is simulated as a single object. Such groupings may include only two elements or thousands of elements. Once a grouping is made, the individual behavior of each element is subsumed into the overall behavior of the group. Significant simulation speed performance improvements can be achieved if the groupings can collect large numbers of elements. For example, U.S. Pat. No. 5,053,980, issued to Kanazawa Oct. 1, 1991 relates to an event-based simulator in which grouped events are labelled with an identifier (color), thereby allowing a limited amount of parallel processing.
The references described above all relate to event-driven simulators which operate at the hardware, or gate, level. They are typically used to analyze and verify the correct operation of an electrical circuit at various levels of detail. Typical users of such simulators are those who design, test and build the circuit.
Other types of circuit simulators are known, such as statically scheduled simulators. U.S. Pat. No. 5,455,928 issued to Herlitz Oct. 3, 1995 relates to a method of using a computer-aided design tool called a bus resolution block to represent groups of similar data paths in a logic circuit diagram. The bus resolution block is a program function that represents a table of possible input combinations and user-defined output responses. It allows an operator to bundle several data paths, and to resolve conflicts that occur where several drivers would attempt to act on the same input receiver. To achieve the desired end, the programmer first represents bi- or multi-directional data flow as multiple output drivers and input receivers, each with unidirectional data flow. Then the bus resolution blocks are inserted. This allows the programmer to design a statically scheduled simulation, that is, a simulation in which all data flow is represented as flowing in a single direction from outputs to inputs through each possible decision point in any given connection so that the data path is fixed at all times, that will accurately represent a circuit which employs multiple drivers or bidirectional data flow.
In the present case, the present inventors were not interested in verifying the correct assembly and interaction of all of the elements of a circuit, for example, to test the design of a new microprocessor chip. Rather, they were interested in questions that may arise when one is using the microprocessor as a control circuit in a larger system. In such a case, one ought to be able to presume that the original circuit functions correctly and explore the circuit's interaction with other circuits. Additionally, if the circuit is programmable, the user may be interested in the response of the overall system to various programming combinations. In that case, the question is not whether the microprocessor operates properly, but whether the pattern of instructions entered by the system designer are correct and complete: effort spent on verifying the underlying design of the microprocessor would not be directed to the inquiry of interest. For example, in a computer system where the central processing unit (CPU) is one circuit and memory is another, the present inventors would be interested in populating the memory with instruction patterns for the CPU to operate on. Any action by the simulator to test the operation of transistors or groups of transistors within either the memory's circuit or the CPU's circuit would only waste time or provide misleading results.
Another factor to be considered with respect to event-driven simulators is their treatment of time. Since events in an event-driven simulator are asynchronous, that is, not bound to a fixed time, any number of events can occur simultaneously. Therefore, the passage of time itself must be treated as an event which must be monitored, and the size of the time increment will determine the resolution and accuracy of the event-driven simulation. Consequently, the simulation of one system level clock cycle for a simple microcomputer system (CPU and memory) may require the simulation of thousands of events. Furthermore, the addition of a peripheral, such as a serial communication channel, will add even more events per clock cycle, potentially halving the simulator's overall performance.
In contrast to event-based simulators, a cycle-based simulator builds on the characteristic of large electrical systems that they are usually synchronous in nature. That is, the activity of several circuits is co-ordinated: their activity is commonly initiated and terminated by a clocking signal which can be set for a given period of time in seconds. The electrical system, therefore, is regulated by a clock signal, and all behavior within the system occurs within a given, regular period of time which can be referred to as clock signal transitions or cycles. A simulator might take advantage of this feature and optimize its performance by compressing the execution of multiple simulation passes for an element or group of elements into a single simulation pass with respect to a clock signal transition. This approach is viable because any output signals that change while the clock signal is static would not necessarily require resimulation of all affected inputs if the inputs are also regulated by the clock signal. The hazard of this approach is that some simulation accuracy may be lost if there is no method to deal with important information which may have changed while the clock signal was static. An example of such information would be the speed of a wheel or the pressure on a brake pedal. Therefore, for real-world testing, some method must be found to accommodate information which may not change according to a clocking signal, that is, asynchronous information. The simulator of the present invention may be regarded as a hybrid cycle-based simulator with asynchronous information support capability.
A simulator that takes advantage of the regulatory behavior of a clock signal is known as a cycle-based simulator. While such simulators present interesting possibilities, the known commercially available cycle-based simulators are still too slow for satisfactory performance in large electronic systems. See for example the SpeedSim, Inc. Product Brochure, "SpeedSim/3 Software Simulator" available at http://www.speedsim.com, which as of Oct. 20, 1996 offered verification speeds of 10 to 1000 cycles per second. This product, like the event-based references discussed above, is directed to the design of electrical circuits such as microprocessor chips, not verification of software on electronic systems for real-world applications.
Another recently introduced industry example is the "Seamless Co-Verification Environment (CVE) by Microtec, Mentor Graphics Corp., available at http://www.mentorg.com. This product is believed to combine an Instruction Set Simulator (memory and CPU) with a standard event based simulator (Verilog/VHDL). This product essentially replaces some well understood hardware behaviors, such as accessing memory, with custom code that assumes the hardware is already verified. Per a May 20, 1996 Electronic Engineering Times article (currently available at www.techweb.com/se/directlink.cgi?EET19960520S0022), the product has a performance of about 3,000 instructions per second. The higher rates of simulation are achieved at the expense of shutting off additional circuit blocks such as clocking signals, simulation blocks, and sacrificing some accuracy for speed.
In order to be of practical value, a cycle-based simulator for an electronic system should run at least about 10,000 cycles per second, preferably at least about 50,000 cycles per second, and more preferably at least about 100,000 cycles per second. Further, it must provide some mechanism to ensure that accuracy of simulation is not lost due to truncation of simulation activity by the clocking signal, and must accommodate asynchronous information, that is, information that must be updated continuously because it does not conform to a clocking signal.
The object of this invention is to provide a simulator for testing software on electronic systems. Another object of this invention is to provide a simulator having greatly increased speed of performance. Yet another object of this invention is to provide a simulator that can be used to test software on an altered control circuit. An advantage of this invention is that the product development cycle time may be reduced where extensive testing of an electronic system must take place late in the product development cycle.
A further object of this invention is to provide a method and apparatus for interconnecting blocks of electrical circuitry, or modules, that are being simulated in a cycle-based simulator. Such interconnections are not limited to the transfer of electrical information such as voltage and current but may also provide state or status information as desired. Yet another object of this invention is to provide a means for simulation of multiple modules wherein the simulation of each module is independent of the order of simulation.
It is a further objective to provide a method to communicate information and any associated behavior across the interconnection in such a manner that the need for the modules to be simulated more than once per cycle is minimized. Further objects and advantages of this invention will become apparent through the disclosure herein.
The objects and advantages of the present invention can be obtained by use of software that characterizes the electrical interconnection between two electronic circuits, or modules, within a cycle-based simulator as interconnected objects which are conveniently named nodes and wires. A node is the means by which a module can assert information to (by way of an output node) or acquire information from (by way of an input node) a wire. Multiple nodes can be attached to one wire. A wire connects two or more nodes and is the means for accepting, synchronizing and storing information from output nodes. A wire is also the means by which input nodes access stored information or have the information delivered, especially information relating to a defined behavior. At least two nodes and one wire are required to define an interconnection. Modules will typically have many input and output nodes. Further, several nodes of both types may refer to the same physical structure within the module.
According to the present invention, an output node will be able to assert new information in either an arbitrated or restricted mode. The arbitrated mode allows for multiple output nodes to be connected to a wire. The restricted mode guarantees that only one output node is connected to the wire.
The present invention also provides a means for a module to poll, or check, an input node and acquire the synchronized or unsynchronized present value of the information within a wire. The invention further provides a means to directly notify a module when the synchronized or unsynchronized information changes within the wire.
The present invention also provides a method where the synchronized value of a wire is known as the current value and the unsynchronized value is known as the new value. A new value becomes the current value in a cycle following the one in which it was made new. The transfer is optimized to occur on demand due to polling by an input node or a need for an output node to assert another new value.
Although the present invention is described primarily in terms of software simulators, it can be used generally as a means of communication between blocks of software logic, and is especially useful for synchronizing behavior between such blocks. The present invention could be used, for example, in an operating system to enable the exchange of messages in a reliable and predictable way between different pieces of programming. In that event, a Wire might be more properly referred to as a communications channel, the Node would then be a port, and the information exchanged is more likely to be state information rather than voltage.
These and other objects and advantages of the present invention will be apparent to those of ordinary skill in the art in light of the following detailed description of the preferred embodiment.
FIG. 1 illustrates a block diagram of an output node connected to three inputs by one wire with each input possessing a unique, different input behavior.
FIG. 2 illustrates a block diagram of an output node, three input nodes and an input/output node that are interconnected by one wire with each input possessing a combination of different input behavior.
FIG. 3(A,B) illustrates the resulting configurations of information storage means for the block diagram of FIG. 2.
FIG. 4 illustrates a flow chart of the method used to get the current value of a Wire.
FIGS. 5, 6 and 7 collectively illustrate a flow chart of the method to access both a node's and wire's information storage means for the purpose of asserting a new data value onto the wire.
FIG. 5 shows a method for updating an Output Node's data structure.
FIG. 6 is a flow chart for a voting or arbitration method, that is, a method for deciding which among several output nodes will be allowed to determine the new values of a Wire.
FIG. 7 is a flow chart for the process of updating a Wire's data structure as a result of the arbitration that occurred in FIG. 6.
FIG. 8(A,B) is a flow chart for executing Transition Functions and limiting oscillation in a Wire.
The preferred embodiment of the present invention provides a method and apparatus for testing software on an electronic system using a cycle-based simulator. Such a simulator is capable of providing a model of a microcomputer embedded in a consumer product that accurately reflects the actions taken by the components of the microcomputer in a given clock cycle.
A convenient description of the interconnection of modules such as a Central Processing Units (CPU), Memory Decoder and a Serial Channel is made possible by the present invention. Each module contains nodes that allow the transfer of information to and from a wire. The module controls when and what information is placed in the data structure of the output node; the node is strictly a means for transferring the information.
Table I lists the type of data which may be associated with a node. This data structure is generally applicable to all nodes, including input nodes, output nodes, and input/output nodes.
TABLE I______________________________________Data Structure for NodesOutput Node Input Node Input/Output Node______________________________________Node Name Node Name Node NameWire Name Wire Name Wire NameOutput Level -- Output LevelOutput Strength -- Output Strength-- Synchronous Synchronous Transition Transition Function Function-- Asynchronous Asynchronous Transition Transition Function Function______________________________________
The Node Name uniquely identifies a node within the cycle-based simulator. The Wire Name uniquely identifies a wire that is connected to the node.
The Output Level and Output Strength each contain different classes of information that a given output node would like to assert on the wire identified by the Wire Name when the wire is read, or synchronized. In the present embodiments of the invention, "strength" is a designation of priority, while "level" is a value that can represent voltage and state (that is, status). In general, state or status refers to a wide variety of coded information types which are dependent on a specific application. For example, a status could represent a count, or one of several preselected codes. It can be used to abstract, for instance, information about several wires, which can then be treated as one Wire. The combination of the level and the strength can be used to characterize a wire, that is, describe its value. The value of a Wire connected to multiple outputs can be derived by comparing the strength of all the outputs, where the strongest (highest priority) output wins. That is, the Wire's value as ultimately read by an Input Node will be the strength and level of the strongest (highest priority) Output Node. In the event of a tie between two or more output nodes of the same strength, additional testing is done in order to examine the respective levels. If the level of the nodes in question is the same, the Wire will acquire that common level. If the values for level are different, the wire will acquire a special "undefined" Level.
The Synchronous Transition Function identifies an operation the module will perform whenever the named wire's synchronized value, that is, its Current Level or Current Strength, changes and is available to a given input node. The Asynchronous Transition Function identifies an operation the module will perform whenever the named wire's unsynchronized value, that is, its New Level or New Strength, changes and is available to a given input node. A given input node need not be associated with any transition function. In that case, the node possesses polled behavior and may be referred to simply as a "non-transition input node". A given node may function as an output node, an input node, or an input/output node, depending on the circumstances.
A particular Output Node is identified by its Node Name and can only place a value on a wire by means of its Output Level or Output Strength. The affected wire is identified by the Wire Name. Output Nodes do not have Transition Functions. As a consequence, the only data needed to populate an Output Node's data structure would be the Node Name, Wire Name, Output Level and Output Strength. The module associated with the Output Node controls what information is placed in the Output Node's data structure and when the data is placed. That is, the behavior controlling the placement of values on a Wire is said to be in the domain (or, block of programming) of the module encapsulating the Output Node.
Input Nodes are also identified by the Node Name and can only access information on the wire identified by the Wire Name. Input Nodes do not have Output Levels or Output Strengths. In contrast to output nodes, input nodes are viewed as having a characteristic behavior in response to information from a wire, behavior which is dependent upon the nature of the node as much as the nature of the information or the associated, or encapsulating, module. This behavior can be collected in an independent domain (or block of programming) and associated with a Transition Function for a particular Wire, which may be Synchronous or Asynchronous. When this is possible, the encapsulating module need never directly reference the Input Node, since the behavior associated with the node is described in a Synchronous or Asynchronous Transition Function, thereby moving its behavior outside the domain of the encapsulating module. For example, it may be found that the response of a module to certain values assertable by a given Wire is very predictable. This response can be abstracted so that the effect is tied more directly to the cause. Instead of continually checking the actual value of a wire (which may occur one or more times per module in many modules during a single cycle) the module is free to check the value of a Wire only when the value changes. The gain in efficiency can be significant because the simulation rate may be doubled or tripled.
Thus, the data structure of an input node need only contain a Node Name, Wire Name, and may include a Synchronous Transition Function, or Asynchronous Transition Function. As stated above, a given input node need not be associated with any transition function, in which case the node would be a "non-transition input node".
As can be deduced, an Input/Output Node is the union of an Output Node and Input Node. It can both access and place values on a Wire as well as have Transition Functions.
The inventors have found it convenient in the present embodiment to use the data structure of Input/Output nodes for all nodes. As a consequence, the actual distinction between node types becomes one of how the data structure is populated. In order to enforce a distinction, separate input and output methods restrict access to data elements accordingly. A further useful restriction is that the methods described herein will only be applied to a given node when the Node's Name is on the Wire's applicable List of Output Nodes or List of Input Nodes.
Table II lists the data associated with a wire.
TABLE II______________________________________Data Structure for a Wire______________________________________Wire NameCurrent LevelCurrent StrengthNew LevelNew StrengthArbitrated LevelArbitrated StrengthChange MarkerList of Output NodesList of Input NodesList of Synchronous TransitionInput NodesList of Asynchronous TransitionInput NodesAsynchronous LevelAsynchronous StrengthAsynchronous Oscillation Count______________________________________
Again, the Wire Name uniquely identifies the wire within the cycle-based simulator. The Current Level and Current Strength contain information that has been previously asserted by some node and has been synchronized. The New Level and New Strength contain information that is being asserted by some node and has not been synchronized. The Arbitrated Level and Arbitrated Strength are used to contain dynamic information generated during the process of arbitrating the Strengths, or priorities, of Output Nodes that are connected to the Wire. Those skilled in the art will recognize that the Arbitrated Level and Arbitrated Strength can be temporary variables. The Change Marker will be zero if the value of the wire is up to date. Otherwise, the Change Marker will hold a value that uniquely identifies the cycle in which the wire's value was changed or is being changed. The List of Output Nodes contains the Node Names of all nodes that are allowed to assert their Output Level and Output Strength to the Wire. The List of Input Nodes contains the Node Names of all nodes that are allowed to poll the Current Level, Current Strength, New Level, or New Strength information. The List of Synchronous Transition Input Nodes contains the Node Names of all nodes that have Synchronous Transition Functions that should be performed whenever the information in Current Level or Current Strength changes. The List of Asynchronous Transition Input Nodes contains the Node Names of all nodes that have Asynchronous Transition Functions that should be performed whenever the information in New Level or New Strength changes. The Asynchronous Level and Asynchronous Strength contain a copy of the information held in New Level and New Strength and statically hold the information for the Asynchronous Transition Functions in the List of Asynchronous Transition Input Nodes. The information in New Level and New Strength cannot be presumed constant because some combination of behaviors in the Asynchronous Transition Functions may cause the wire's value to change again. The Asynchronous Oscillation Count contains a count of the number of times a wire's value has changed due to an Asynchronous Transition Function. The count is maintained so that a limit may be placed on the number of times a wire's value may oscillate, thereby preventing an infinite series of changes.
Those of ordinary skill in the art will recognize that the term "wire" refers to a mere conduit for an electrical signal such as a piece of copper. For simulation purposes, a wire is commonly used as a convenient name for a repository of a signal's value. In the present invention, the data structure for a wire is enhanced by storage and comparison functions that allow the comparison between new and current values of output signals, the identification of which cycle is associated with a particular change, and also a list of behavior functions associated with a change in value.
Referring now to FIG. 1, Module A (1) is connected to Module B (2) via a single Wire A(3). For illustrative purposes, the different possible responses an input receiver might have with respect to the same output information have been drawn as separate interconnections. Output node A(4) in Module A(1) can assert information onto the wire which is connected to Input node A(5), Input node B(6), and Input node C(7) in Module B(2). The three separate lines to each input node are illustrative only and do not imply three wires.
Input node A(5) illustrates polled behavior with respect to the information in the Wire A(3). That is, Input node A(5) has neither Synchronous or Asynchronous Transition Functions associated with it, and the simulation logic for Module B(2) will periodically poll the wire for its Current Level and Current Strength information.
The Input node B(6) illustrates Synchronous Transition behavior. That is, Input node B(6) will have only a Synchronous Transition Function, and the Wire A(3) will perform the function whenever Wire A(3)'s Current Level or Current Strength values change.
The Input node C(7) illustrates Asynchronous Transition behavior. That is, it will have only a Asynchronous Transition Function and the Wire A(3) will perform the function whenever Wire A(3)'s New Level or New Strength values change.
The diagram in FIG. 2 is an extension of FIG. 1 in that it demonstrates the potential for an Input Node to possess multiple behaviors with respect to the same wire. In FIG. 2, an Input/Output Node A(9) is added and possesses both an input node portion and an output node portion merged together. Input Node A(5) now has both Polled and Synchronous Transition behavior. Input Node B(6) has Polled, Synchronous Transition and Asynchronous Transition behavior. Input Node C(7) has, Synchronous Transition and Asynchronous Transition behavior. A second output Node, Input/Output Node A(9), is included to demonstrate that multiple output nodes can be attached to the same wire. In addition, the input node portion of Input/Output Node A(9) has Asynchronous Transition behavior. FIG. 3(A,B) summarizes the completed data structures for the nodes and wire of FIG. 2. For the sake of convenience, the nodes are depicted with the data structures for an Input/Output Node with the notations no-- level, no-- strength and no-- function populating unused fields.
Output Node A(4) is identified with Wire A(3) and has certain Output Level(10) and Output Strength(11) information. It has no Synchronous Transition Function(12) and no Asynchronous Transition Function (13).
Input/Output Node A(9) is associated with Wire A(3) and has certain Output Level (14) and Output Strength(15) information. This Node has no Synchronous Transition Function(16), and its Asynchronous Transition behavior(17) is to do a given Asynchronous Test Function.
Input Node A(5) is associated with Wire A(3). Since this is an input node, its Level (18) and Strength(19) entries are not populated. This Node is shown to have a Synchronous Transition behavior (20) identified as "Do Synchronous Change Function". It has no Asynchronous Transition (21) behavior.
Input Node B(6), like Input Node A(5)is associated with Wire A(3), has entries "no level" (22) and "no strength"(23). It has Synchronous Transition (24) behavior identified as "Do Synchronous Behavior Function" and Asynchronous Transition (25) behavior identified as "Do Asynchronous Behavior Function".
Input Node C(7) is associated with Wire A(3), and has "no level"(26) and "no strength"(27) entries. It has Synchronous Transition(28) behavior identified as "Do Synchronous Action Function" and Asynchronous Transition(29) behavior identified as "Do Asynchronous Action Function".
Wire A(3) maintains information as to Current Level(34) and Current Strength(35) as well as New Level(32), New Strength(33), Arbitrated Level(36), Arbitrated Strength(37) and a Change Marker(38). It has a List of Output Nodes(39) which includes Output Node A(4) and Input/Output Node A(9), a List of Input Nodes(40) which includes Input Nodes A(5), B(6) and C(7), and Input/Output Node A(9), a List of Synchronous Transition Input Nodes(41) which includes Input Nodes A(S), B(6) and C(7), a List of Asynchronous Transition Nodes(42) which includes Input Nodes B(6), C(7) and Input/Output Node A(9), Asynchronous Level(43), Asynchronous Strength(44), and Asynchronous Oscillation Count(45).
The presently invented organization of data structure and the use of Transition Functions provides the user with a distinct advantage by associating behavior to inputs and outputs independent of the main behavior of the encapsulating module. Certain behavior within a module is coupled to an input or output and is independent from other modules. Such behavior is extractable and can be characterized mathematically, thereafter becoming the basis for a Synchronous or Asynchronous Transition Function.
A Transition Function is a set of behavior directly associated with a change, or transition, of a wire's value. An example would be the strobing signal for a serial communication interface. When the strobe signal transitions from a logic low to a logic high, information is transferred from a buffer to a register. A transition from a logic high to a logic low is not significant. Typical simulation techniques would require the module simulation to repeatedly check the strobe signal and explicitly test for a low-high transition, and then perform the information transfer. The behavior of distinguishing a low-high (versus high-low) transition and the transfer of information from buffer to register is behavior that is tightly coupled to the strobe signal. Hence, it can be extracted, or mathematically described, as a Transition Function and associated with the strobe signal's wire. Then the test will only be performed when the value of the wire changes instead of every simulated clock cycle. This leads to a significant performance improvement.
FIG. 4 is a flowchart of a method to get the current value of a wire. It is initiated by an Input Node at the encapsulating Module's request. The method begins by first asking(100) whether the Change Marker data is zero, or some other value that refers to the cycle in which a New Level or New Strength was asserted on the wire. If the change marker is zero, then the Wire's Current Level and Current Strength are up to date, and can be immediately reported(103). If the change marker is nonzero, that is, if it identifies a cycle, the next step (101) is to determine whether the Wire's value changed in an earlier cycle. If the Change Marker is non-zero and refers to the current cycle, then the value of Current Level and Current Strength still represent the current value of the wire. Otherwise, the New Level and New Strength need to be synchronized. This is done in step (102) by copying the New Level to Current Level, copying New Strength to Current Strength and setting the Change Marker to zero. Then the Wire's Current Level and Current Strength can be reported (103).
FIGS. 5-7 relate to an overall method of determining a Wire's New Level, New Strength, and Change Marker, as well as arbitrating among various Output Nodes connected to a Wire on the basis of their relative strengths and performing Asynchronous Transition Functions. FIG. 5 shows a method for deciding whether the data structure for a particular Output Node needs to be updated. This method is initiated when the Level or Strength of an Output Node needs to be modified. The decision as to whether modification is needed is made by the module encapsulating the Output Node. This is done without distinguishing whether the newly desired value will be a New Level or a New Strength. That is, as shown in FIG. 5, when an output node desires to assert a value for either Level or Strength, the first step(104) is to determine whether the Desired Level is the same as the value currently stored as the Node's Output Level. If so, the next step (105) is to determine whether the Desired Strength is the same as the value already stored in Node's Output Strength. If both values are unchanged, no further action is needed with respect to that particular node because the output data structure will not be changed: in that event, the method concludes. If either value is to be changed, then both the Node's Output Level and its Output Strength are updated to reflect the value of the Desired Level and Desired Strength, respectively (106). As a result, only those nodes which are asserting changed values will receive further processing. It should be noted here that a node will not be allowed to assert an "Undefined" level or strength at this point, as these values are reserved for identifying and resolving conflicts.
Once it is decided to change an Output Nodes's data structure, the next step is to have the affected Wire decide, or arbitrate, among all the Output Nodes attached to it. FIG. 6 is a flowchart of an arbitration method, that is a method which is used to decide which of several output nodes will be able to determine the New Level and New Strength of a wire. To begin the arbitration method of FIG. 6, the value for an Arbitrated Level is temporarily set to be "undefined" (107). This value is chosen so that it does not correspond to any defined Level value. Further, an Arbitrated Strength is temporarily set to be "undefined". This value is set to be less than any defined Strength value. In the next steps (108-115) the List of Output Nodes is consulted (there will be at least one Node) to identify any other nodes that must be processed. If any node remains to be reviewed(108), the node is indexed (109) and the indexed Node's Output Strength is compared to the Arbitrated Strength(110). If these values are equal, the Indexed Node output Level is compared to the Arbitrated Level (113). If the Indexed Node's Output Strength equals the Arbitrated Strength(110) and the Indexed Node's Output Level equals the Arbitrated Level(113), there is no conflict, and no need to decide between the two nodes and the next Node on the List of Output Nodes is consulted (108,109). If the Indexed Node's Output Strength equals the Arbitrated Strength(110) but the Indexed Node's Output Level does not equal the Arbitrated Level(113), there is a conflict, and the Arbitrated Level is set to be undefined (112), and the next Node on the List of output Nodes is consulted (108, 109). If the Indexed Node's Output Strength is not the same as the Arbitrated Strength(110), the relative values are compared (114). If the Indexed Node's Output Strength is less than or equal to the Arbitrated Strength(114), the Indexed Node values will be ignored, and the next Node on the List of Output Nodes is consulted (108, 109). If the Indexed Node's Output Strength is greater than the Arbitrated Strength in step (114), then the Arbitrated Strength and Arbitrated Level are updated (115) to reflect the respective values from the Indexed Node. Again, the Wire's List of Output Nodes is consulted (108,109) until there are no Nodes left on the list. Once all the nodes are processed, a final decision on the Arbitrated Level and Strength is made, as shown in detail in FIG. 7.
FIG. 7 relates to the process of updating the data structure of a Wire. The final two steps yield the Wire's Change Marker, New Level and New Strength. The Change Marker is used in steps 100 and 101, and the New Level and New Strength are used in step 102 of FIG. 4, where a wire is read, or synchronized. It is preferred in the present invention to read, or synchronize a Wire on demand. While a Wire may be synchronized once per cycle, the inventors find it convenient to allow the New Strength and New Level values of a Wire to change one or more times in a cycle, and be stored and then read, or synchronized, in a later cycle.
Turning to FIG. 7, the updating process begins with an inquiry as to whether the Wire's Change Marker is equal to zero (116). If so, the Wire is ready to be updated. The Wire's Current Level and Strength are compared to the Wire's previously determined Arbitrated Level and Arbitrated Strength(117). If these values are the same, there is nothing to update, and the method concludes. If not, the Wire's Change Marker is reset to the Current Cycle's Identifier (123), the Wire's New Level is updated to reflect the Arbitrated Level and the Wire's New Strength is updated to reflect the Arbitrated Strength (124). If the Change Marker is not equal to zero(116), the Wire's New Level and New Strength are compared to the Arbitrated Level and Arbitrated Strength (118). Again, if these values are the same, the inquiry is over because there is no need to update anything. If, however, the Change Marker is nonzero(116) and the New Level and New Strength are not equal to the Arbitrated Level and Arbitrated Strength(118), a further inquiry must be made as to whether the Wire's Level or Strength value changed in a previous cycle (121) or in the present cycle. If the Wire's Change Marker does not equal the. Current Cycle's Identifier(121), then the change occurred in a previous cycle. The Wire needs to be updated according to the previous change by having the stored value of the Wire's Current Level updated to reflect the Wire's New Level, and the stored value of the Wire's Current Strength updated to reflect the Wire's New Strength (120). Then the Wire's Change Marker is set to the current cycle's identifier(123), the Wire's New Level is updated to reflect the Arbitrated level, and the New Strength is updated to reflect the Arbitrated Strength(124).
If the Wire's Change Marker equals the Current Cycle Identifier(121), then the value is being changed again in the current cycle. There is no need to update the Wire's Change Marker, as it is already set to the current cycle's identifier. The Wire's New Level is set to the value of the Arbitrated Level, and the Wire's New Strength is set to the value of the Arbitrated Strength(124).
The arbitration method of FIG. 6 is used when a wire is operating in the arbitrated mode. The method of FIG. 7 is depicted presuming a wire operating in the arbitrated mode. The restricted mode of operation for a wire is used when it is known that the List of Output Nodes contains exactly one entry. When this is the case, performance is optimized by performing the method of FIG. 5, skipping the method of FIG. 6, and performing a modified form of FIG. 7 where step 116 is preceded by an update of the Wire's Arbitrated Level and Arbitrated Strength with values of the single node's Output Level and Output Strength, respectively.
FIG. 8(A,B) relates to the method of processing various types of Transition Functions which may be included for simulation. This method is performed only if the Wire's New Level or New Strength have changed. Steps 119 and 122 relate to Synchronous Transition Functions that the simulation engine will execute at the beginning of the next cycle. These steps are included in FIG. 8(A,B) for clarity of explanation. In actual practice, it is preferred to insert these steps immediately before step 123 in FIG. 7 as there is a gain in efficiency. Those of ordinary skill in the art will recognize that other arrangements of steps are possible as well, with a potential gain in efficiency. However, the steps are grouped throughout this disclosure for the purpose of more clearly illustrating the method.
The method of processing the List of Synchronous Transition Functions for a given wire is accomplished by adding the Wire's Name to a list. This list is created in a given cycle (c) and processed in the immediately following cycle (c+1). In this manner, the list represents all wires whose value changed in cycle (c) and have a populated List of Synchronous Transition Input Nodes. The cycle based simulator preferably processes this list at the beginning of cycle (c+1) before proceeding with other simulation activities by performing the Synchronous Transition Function for each node in each wire's List of Synchronous Transition Input Nodes.
Thus, in FIG. 8(A,B), the Wire's List of Synchronous Transition Input Nodes is consulted to determine whether there are any Nodes residing on the List (119), and if there are, the Wire's Name is added to a List of Wires that have Lists of Synchronous Transition Input Nodes to be processed in the next cycle (122). Next, the Wire's List of Asynchronous Transition Input Nodes is consulted to determine whether there are any Nodes residing on that List (125). If there are no Nodes in the Wire's List of Asynchronous Transition Input Nodes(125), there are no further operations that the module needs to perform in response to a change in a Wire's New Strength or New Level, and the method concludes.
Where there are nodes in the Wire's List of Asynchronous Transition Input Nodes (125), an inquiry as to Oscillation Count is performed(126) in order to detect and prevent recursion, a condition where a method restarts itself over and over again. If a Wire's value is oscillating, the Oscillation Count will be non-zero. This condition only occurs if, while performing an Asynchronous Transition Function (129) the value of the Wire was changed. Thus the entire method starting at (104) was re-entered from within (129). By preventing recursion at (126) the method guarantees that all Input Nodes will be able to process a given Asynchronous Level and Asynchronous Strength before either value is allowed to change. Therefore, if the Oscillation count is not equal to zero, no further action will be taken, and the method concludes.
If the Wire's Oscillation Count equals zero(126), the Wire's Asynchronous Level is updated to reflect the value of the New Level, its Asynchronous Strength is updated to reflect the value of the New Strength, the Wire's Asynchronous Oscillation Count is increased by one unit (127). If any Node on the Wire's List of Asynchronous Transition Input Nodes remains to be processed(128), then that Node is indexed and instructed to perform the Node's Asynchronous Transition Function(129), in turn according to its position on the List of Asynchronous Transition Input Nodes (129). The Asynchronous Level and Asynchronous Strength are the only values to be consulted by the Asynchronous Transition Functions. The Asynchronous Level and Strength values are used because, in the presence of oscillation, some Asynchronous Transition Function will be causing the assertion of a "newer New Level and Strength". In order to prevent the serialization of what is supposed to be parallel behavior, each node having an Asynchronous Transition Function gets to react to the same "New Level and Strength" (via Asynchronous Level and Strength) before reacting to a subsequent "newer New Level and Strength". When no further Nodes are left, the Wire's New Level and Strength are compared to the Asynchronous Level and Strength(130) to determine whether oscillation is occurring. If the Wire's New Level and Strength are equal to the Asynchronous Level and Strength(130), oscillation is not occurring, and the Wire's Asynchronous Oscillation Count is set to zero(132) and the method concludes. If these values are different(130), and if the Wire's Asynchronous Oscillation Count is not greater than the maximum allowed(131), the Wire's Asynchronous Level and Strength are updated, the Wire's Asynchronous Oscillation Count increased by one increment (127), and the List of Asynchronous Input Nodes is processed again(128, 129). If the Wire's Asynchronous Oscillation Count is greater than the Maximum Allowed(131), an error message is logged(133) so that the simulator can respond to the error after exit. The selection of a Maximum Allowed number of oscillations will determine the simulator's tolerance of an Output Node or set of Output Nodes that change the value of a Wire from within Asynchronous Transition Functions. The method concludes by setting the Wire's Asynchronous Oscillation Count to zero(132).
A present embodiment of this invention is within a cycle-based simulator being developed for the purpose of testing embedded software on a microcontroller. Two configurations were tested for simulation performance. The first configuration had a CPU, memory address decoder, and memory. The second configuration had a CPU, memory address decoder, memory, a Computer Operating Properly (COP) watchdog module, a low side power driver, two (2) Serial Peripheral Interface (SPI) modules and a system integration module. Simulation performance was measured on a 75 MHz Sun SPARCstation-20. The first configuration simulated at a rate of 190,000 cycles per second, or for the CPU used, 89,000 instructions per second. The second configuration was simulated under conditions where the included SPI modules were actively communicating at a bit rate of 129,000 bits per second, generating simulated interrupts at a rate of 16, 000 interrupts per second and Direct Memory Access (DMA) at a rate of 16,000 bytes per second. This simulation performed at a rate of 52,000 cycles per second, or 12,900 CPU instructions per second.
The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They were chosen to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and some of its potential modifications. They are not intended to be exhaustive, and do not limit the invention, or the claims which follow. Those with ordinary skill in the art will recognize that many modifications and variations are possible in light of the above teaching.
|Cited Patent
|Filing date
|Publication date
|Mar 6, 1989
|Oct 1, 1991
|Matsushita Electric Industrial Co., Ltd.
|Method and apparatus for logic simulation
|Jul 18, 1989
|Nov 26, 1991
|Vlsi Technology, Inc.
|Event-controlled LCC stimulation
|Sep 3, 1992
|May 17, 1994
|Metalink Corp.
|Shared bus in-circuit emulator system and method
|Mar 27, 1992
|Aug 2, 1994
|Cadence Design Systems, Inc.
|Method and means for communication between simulation engine and component models in a circuit simulator
|Jun 10, 1993
|Jan 24, 1995
|Hitachi Micro Systems Inc.
|Logic circuit simulator and logic simulation method having reduced number of simulation events
|Dec 15, 1992
|Feb 7, 1995
|Storage Technology Corporation
|Simulated host computer/channel interface system
|Nov 13, 1992
|Jun 20, 1995
|Matsushita Electric Industrial Co., Ltd.
|Logic simulation with efficient deadlock avoidance by selectively suspending event data fetch based on element information
|Oct 18, 1993
|Aug 8, 1995
|International Business Machines Corporation
|Method and apparatus for simulating I/O devices
|Jun 14, 1993
|Oct 3, 1995
|Cadence Design Systems, Inc.
|Method for modeling bidirectional or multiplicatively driven signal paths in a system to achieve a general purpose statically scheduled simulator
|Aug 14, 1992
|Nov 14, 1995
|Nec Corporation
|Event driven logic simulator for partial simulation
|Feb 28, 1994
|Jan 30, 1996
|Delco Electronics Corporation
|Dual hysteresis method of generating square waves from automotive wheel speed signals
|May 16, 1994
|Feb 20, 1996
|Sun Microsystems, Inc.
|Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution
|Oct 25, 1994
|Oct 14, 1997
|Mitsubishi Electric Information Technology Center America, Inc.
|Hardware-software debugger using simulation speed enhancing techniques including skipping unnecessary bus cycles, avoiding instruction fetch simulation, eliminating the need for explicit clock pulse generation and caching results of instruction decoding
|Feb 28, 1995
|Oct 14, 1997
|Harris Corporation
|Modification of timing in an emulator circuit and method
|"The SpeedSim/3Software Simulator, Reducing the Time and Cost of Design Verification" SpeedSim, Inc. Product Brochure obtained from http://22.214.171.124/products/brochure,htm.
|Simulation Technology Definitions: SpeedSim Technology Definitions, obtained from World Wide Wed at http://www.speedsim.com/tech/ssdefs.htm.
|The SpeedSim/3Software Simulator, Reducing the Time and Cost of Design Verification SpeedSim, Inc. Product Brochure obtained from http://18.104.22.168/products/brochure,htm.
|Tuck, "After hard knocks, cycle-based simulators stand their ground," Computer Design, http://www.computer-design.com/Editorial/1996/10/ASIC/after.html, Oct. 1996.
|Tuck, "Fast HDL-based cycle simulators rescue submicron designers," Computer Design, http://www.computer-design.com/Editorial/1995/09/Directions/fast.html, Sep. 1995.
|Tuck, After hard knocks, cycle based simulators stand their ground, Computer Design, http://www.computer design.com/Editorial/1996/10/ASIC/after.html, Oct. 1996.
|Tuck, Fast HDL based cycle simulators rescue submicron designers, Computer Design, http://www.computer design.com/Editorial/1995/09/Directions/fast.html, Sep. 1995.
|Citing Patent
|Filing date
|Publication date
|Mar 9, 2000
|Jul 29, 2003
|International Business Machines Corporation
|Client/server behavioral modeling and testcase development using VHDL for improved logic verification
|Mar 17, 2000
|Sep 30, 2003
|General Electric Company
|Electrical distribution analysis method and apparatus
|Jul 17, 2000
|Nov 2, 2004
|Silicon Graphics, Inc.
|Efficient memory structure simulation for sequential circuit design verification
|Mar 20, 1998
|Feb 14, 2006
|Fujitsu Limited
|Method and apparatus for carrying out circuit simulation
|Sep 24, 1999
|Apr 18, 2006
|Intrinsity, Inc.
|Software modeling of logic signals capable of holding more than two values
|Sep 2, 1999
|Jul 11, 2006
|Infineon Technologies Ag
|Method and device for system simulation of microcontrollers/microprocessors and corresponding peripheral modules
|Jun 17, 2001
|Aug 21, 2007
|Brian Bailey
|Synchronization of multiple simulation domains in an EDA simulation environment
|Jul 24, 2002
|Sep 25, 2007
|Robert Bosch Gmbh
|Software verification method for control units and verification system
|May 6, 2003
|Jan 1, 2008
|Xilinx, Inc.
|Methods of logic reduction in electrical circuits utilizing fault simulation
|Jun 17, 2001
|Jul 15, 2008
|Brian Bailey
|Coherent state among multiple simulation models in an EDA simulation environment
|Jun 13, 2007
|Oct 5, 2010
|Xilinx, Inc.
|Methods of detecting unwanted logic in designs for programmable logic devices
|May 7, 2008
|Oct 25, 2011
|Mentor Graphics Corporation
|Coherent state among multiple simulation models in an EDA simulation environment
|Sep 29, 2011
|Nov 11, 2014
|Mentor Graphics Corporation
|Coherent state among multiple simulation models in an EDA simulation environment
|Sep 12, 2001
|May 16, 2002
|Mellanox Technologies Ltd.
|Co-simulation of network components
|Jun 17, 2001
|Oct 9, 2003
|Brian Bailey
|Synchronization of multiple simulation domains in an EDA simulation environment
|Jul 24, 2002
|Jan 27, 2005
|Hans-Joerg Wolff
|Software verification method for control units and verification system
|Apr 28, 2005
|Nov 2, 2006
|Schweitzer Engineering Labs., Inc.
|Systems and methods for learning and mimicking the communications of intelligent electronic devices
|May 7, 2008
|Sep 4, 2008
|Brian Bailey
|Coherent state among multiple simulation models in an eda simulation environment
|U.S. Classification
|703/14, 703/13, 703/15, 703/17, 703/16
|International Classification
|Cooperative Classification
|European Classification
|Mar 13, 1997
Owner name: DELCO ELECTRONICS CORPORATION, INDIANA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LINKE, SCOTT LEE;LUMPKIN, EVERETT RAY;BAILEY, KIRK ALAN;AND OTHERS;REEL/FRAME:008448/0913
Effective date: 19970307
|Feb 28, 2003
|Fee payment
Year of fee payment: 4
|Sep 30, 2005
Owner name: DELPHI TECHNOLOGIES INC., MICHIGAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DELCO ELECTRONICS CORPORATION;REEL/FRAME:017115/0208
Effective date: 20050930
|Mar 2, 2007
|Fee payment
Year of fee payment: 8
|May 2, 2011
|Maintenance fee reminder mailed
|Sep 28, 2011
|Lapse for failure to pay maintenance fees
|Nov 15, 2011
|Expired due to failure to pay maintenance fee
Effective date: 20110928