{'fraction_non_alphanumeric': 0.018518518518518517, 'fraction_numerical': 0.00823045267489712, 'mean_word_length': 5.158227848101266, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Hardware/software co-design approach for a DCT-based watermarking algorithm

The rapid increase in the distribution of digital multimedia data over networks creates the need for copyright protection. Watermarking is one of the techniques that can be used for this copyright protection. Many authors have proposed pure software or hardware solutions for the implementation of watermarking algorithms. In this paper we propose a hardware/software co-design approach for the implementation of the watermarking algorithm. Processes that demand high performance are implemented in hardware while those that are not computationally expensive are implemented in software. As a result, power consumption is reduced since only portion of the algorithm is implemented in hardware. In this paper we implement a DCT-based visible watermarking algorithm. Our system is implemented on a Xilinx Virtex-II Pro board. 21% of the slices were utilized with a maximum frequency of 131.092 MHz