{'fraction_non_alphanumeric': 0.01838879159369527, 'fraction_numerical': 0.0070052539404553416, 'mean_word_length': 5.314917127071824, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A high performance VLSI architecture for Fast Two-Step Search algorithm for sub-pixel motion estimation

This paper proposes a parallel architecture for Fast Two-Step Search algorithm, which is used in sub-pixel motion estimation with reduced complexity. As frequent data access is necessary to execute the algorithm which involves interpolation, an architecture efficient in terms of the memory bandwidth is suitable for implementing the algorithm. In the present paper, an architecture based on an intelligent memory configuration has been proposed for the implementation of Fast Two-Step Search algorithm for half-pixel motion estimation. The proposed architecture is based upon nine processing elements (PEs) accompanied with the use of intelligent data arrangement and memory configuration. The proposed architecture is designed to be used as part of H.264 video coding. The architecture, which has been synthesized under Synopsys Design Vision environment, can work at a frequency up to 90 MHz while consuming a power of approximately 459 mW. The proposed architecture provides the solution for realtime low bit rate video applications.