{'fraction_non_alphanumeric': 0.022667829119442023, 'fraction_numerical': 0.026155187445510025, 'mean_word_length': 4.887179487179488, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Ultrathin Titanium Dioxide Nanolayers by Atomic Layer Deposition for Surface Passivation of Crystalline Silicon

We demonstrate a low surface recombination velocity of 14 cm/s with only 1.5 nm thin titanium dioxide (TiO2) layers on undiffused 10 Ωcm p-type crystalline silicon. The TiO2 nanolayers were deposited by thermal atomic layer deposition at 150 °C and 200 °C substrate temperatures using tetrakis-dimethyl-amido titanium as the Ti precursor and water as the oxidant. The influence of a post-deposition anneal in forming gas at different temperatures was investigated. We have observed that a subsequent anneal in forming gas at 350 °C enhances the surface passivation quality of the TiO2 layers tremendously. Increasing the thickness of the TiO2 layers leads to a reduction of the surface passivation quality. Introducing a thin interfacial layer of silicon oxide (1.6 nm) grown by rapid thermal oxidation underneath the TiO2 layer improves the surface passivation of thicker TiO2 layers (5.5 and 15 nm). These results show that ultrathin TiO2 layers with a thickness of only 1.5 nm can be used to effectively passivate the c-Si surface.