{'fraction_non_alphanumeric': 0.016511867905056758, 'fraction_numerical': 0.0, 'mean_word_length': 5.423841059602649, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Uncertainty Quantification for Robust Topology Optimization of Power Transistor Devices

In this paper, we focus on incorporating a stochastic collocation method (SCM) into a topological shape optimization of a power semiconductor device, including material and geometrical uncertainties. This results in a stochastic direct problem and, in consequence, affects the formulation of an optimization problem. In particular, our aim is to minimize the current density overshoots, since the change of the shape and topology of a device layout is the proven technique for the reduction of a hotspot area. The gradient of a stochastic cost functional is evaluated using the topological asymptotic expansion and the continuous design sensitivity analysis with the SCM. Finally, we show the results of the robust optimization for the power transistor device, which is an example of a relevant problem in nanoelectronics, but which is also widely used in the automotive industry.