{'fraction_non_alphanumeric': 0.042704626334519574, 'fraction_numerical': 0.03558718861209965, 'mean_word_length': 4.597014925373134, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 0.8∼1.3 GHz multi-phase injection-locked PLL using capacitive coupled multi-ring oscillator with reference spur suppression

This paper presents an inductor-less injection-locked PLL (IL-PLL) using capacitive coupled multi-ring oscillator (MRO) implemented in a 0.13 um CMOS technology. The multi-ring coupled oscillator with capacitive coupling achieves improved phase noise by minimizing noise injection from tail current sources and adjacent rings. The 1.1 GHz triple-ring coupled ring oscillator (TRO) achieved measured phase noise of − 110.4 dBc/Hz @ 1 MHz offset, showing 7 dB phase noise reduction comparing to its single-ring oscillator (SRO) counterpart. When a reference signal is injected into the main ring, the output signals in auxiliary rings maintain the same low phase noise, yet achieve 12 dB lower reference spur. With a 50MHz reference, the MRO based IL-PLL generates 24 multi-phase outputs covering 800 MHz to 1.3 GHz with reference spur reaching −63 dBc. The proposed IL-PLL achieves an in-band phase noise of −121 dBc/Hz @ 1MHz offset and 513fs jitter at 1.1 GHz output frequency with 13.5 mW power.