{'fraction_non_alphanumeric': 0.030915576694411414, 'fraction_numerical': 0.0047562425683709865, 'mean_word_length': 5.014285714285714, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Conventional CMOS OTAs Driving nF-Range Capacitive Loads

This work introduces a new design technique for extending the load driving capability of conventional Miller-RC CMOS OTAs, up to nF-range capacitive loads (CL), with near-optimum small- and large-signal time responses. The proposed technique involves modifying the R-C compensation network such that the unity-gain frequency, æt, of the OTA is highly increased. This additional increase in ωt can then be traded-off for higher loads by transferring the dependency of the dominant pole to CL. To implement and verify the proposed technique, the classical differential-ended two-stage OTA was used as a design example in order to drive a load of 1000 pF. Interestingly, with the modified compensation network, an area efficient design was achieved, demonstrating excellent performance.