{'fraction_non_alphanumeric': 0.03429355281207133, 'fraction_numerical': 0.023319615912208505, 'mean_word_length': 5.033057851239669, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An 87GHz QPSK transceiver with costas-loop carrier recovery in 65nm CMOS

Modern high-speed wireless data links such as 60GHz RF and point-to-point communications activate research on Gb/s transceivers for V-band (50 to 75GHz) and W-band (75 to 110GHz). Conventional approaches in SiGe or III-V compounds simply consume too much power and occupy too large area, in addition to the integration difficulty. In CMOS realizations, baseband processors and high-speed digitizers also increase design complexity and power consumption. This paper introduces a fully integrated CMOS QPSK transceiver with baseband-less carrier- and data-recovery circuitry, significantly reducing power consumption while achieving up to 3.5Gb/s data rate.