{'fraction_non_alphanumeric': 0.028054298642533938, 'fraction_numerical': 0.0, 'mean_word_length': 5.622754491017964, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Towards high performance network-on-chip: A survey on enabling technologies, open issues and challenges

One of the greatest challenges with cutting edge technology in System-on-Chip (SoC) is capability of processing core especially for complex and larger network size interconnections. Additionally, it is important to consider the effectiveness of routing algorithm in the overall performance of Network-on-Chip (NoC). Hence, the design and implementation of networks-on-chip should be considering aspects of simplicity in design, bandwidth usage, delay and power consumption. In essence, adaptive technique is a potential routing algorithm for better performance in network-on-chip (NoC) in which have properties such as prevention of livelock, deadlock, and starvation. This paper employed survey to investigate the impact of deterministic routing algorithm that has degrade overall performance and deadlock happen due to the fixed direction to the destination. An adaptive routing algorithm straighten out the problem of deadlock from deterministic routing algorithm by providing routing flexibility.