{'fraction_non_alphanumeric': 0.015037593984962405, 'fraction_numerical': 0.0, 'mean_word_length': 4.2772277227722775, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
JHDL Implementation of a BIST Scheme for Testing the Look-Up Tables of SRAM Based FPGAs

Built in self test for FPGAs has become an important area of research over the years. The current research focuses on the use of JHDL as an implementation tool for BIST. The research spans the design, simulation and JHDL implementation of a BIST scheme for testing the Look-Up Tables of a Xilinx SRAM based Spartan II FPGA. To the best of our knowledge, this is the first attempt by any researcher in using JHDL for implementing BIST on FPGAs.