{'fraction_non_alphanumeric': 0.01703800786369594, 'fraction_numerical': 0.0, 'mean_word_length': 5.211382113821138, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Clock Division with Jitter and Phase Noise Measurements

As clock speeds and communication channels run at ever higher frequencies, accurate jitter and phase noise measurements become more important, even as they become more difficult and expensive to manage. While measuring ultra low-jitter devices and equipment, the engineer is continually required to ask whether the measurement values are the result of the device under test (DUT) or if they are due to the equipment being used. The engineer is also constantly looking for methods of expanding the reach of the equipment at hand. Here are some practical pointers and observations to assist in situations where clock signals have been divided down from higher frequency voltage-controlled oscillators (VCOs).