{'fraction_non_alphanumeric': 0.015756302521008403, 'fraction_numerical': 0.0063025210084033615, 'mean_word_length': 4.605882352941176, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Hardware & Power efficient Multiplier

This paper presents a hardware and power efficient binary multiplier using resource reuse technique. The proposed design uses efficient design of half and full adder circuits which uses less number of logic gates. An array multiplier of n x n needs n rows and n columns of full adder circuits to generate the product term. The proposed design requires only 3 rows of adders to generate the product term. Intermediate product terms are stored in the memory elements (flip flop). As flip flops takes less area and consume less power as compared to adder circuit (combinational circuit), this improves the hardware efficiency and power efficiency of the design. This technique is used to implement a 8 x 8 multiplier and the results are compared with other 8 x 8 array multipliers. Spartan 3 FPGA is used to implement the design. The design is very linear and it can be easily extended to implement large multiplier.