{'fraction_non_alphanumeric': 0.03294573643410853, 'fraction_numerical': 0.009689922480620155, 'mean_word_length': 4.869318181818182, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
SEU and SEFI Protection for DDR3 Memories in a Xilinx Zynq-7000 FPGA

In satellite on-board computers, memories are one of the components that need protection against radiation. Their effects can cause several types of errors like: Single Event Upsets (SEUs) that affect a bit of memory, Multiple-Cell Upsets (MCU), which corrupt several bits, and Single Event Functional Interrupt (SEFI) in control circuits, which can cause malfunction of the entire memory chip. This paper describes an implementation on the Zynq-7000 System on Chip (SoC) of a VHDL design which incorporates Error Correction Codes (ECC) for DDR3 memories. The proposed design is based on the use of Orthogonal Latin Square (OLS) codes, which not only provide error correction to all single bit errors, but also double correction for data bits. It is able to retrieve the contents of a memory device from the information of the others when a SEFI occurs with a simultaneous SEU (instead of the basic Single-bit Error Correction-Double-bit Error Detection SEC-DED)