{'fraction_non_alphanumeric': 0.014857142857142857, 'fraction_numerical': 0.006857142857142857, 'mean_word_length': 5.84375, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Substrate deep depletion: an innovative design concept to improve the voltage rating of SOI power devices

This paper, for the first time, proposes and experimentally demonstrates an innovative design concept for SOI power devices that exploits substrate deep depletion to considerably improve device voltage rating. This dynamic effect allows the design of a whole new generation of SOI power devices providing dramatically improved performances. Eligible applications are power conditioning circuits (flyback, resonant) in which the device sustains transient voltages higher than bus voltage. Numerical simulations explain the physics of the device. Experimental measurements on SOI power LDMOS using P- substrate clearly demonstrate that the newly proposed "deep depletion SOI device" presents 170V static breakdown voltage while sustains transient overvoltages up to 290V