{'fraction_non_alphanumeric': 0.011827956989247311, 'fraction_numerical': 0.0, 'mean_word_length': 4.855345911949685, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Automatic Synthesizable HDL Generator for NoGAP

ASIP are needed to handle the future demand of flexible yet high performance computation in mobile devices. However designing an ASIP is complicated by the fact that not only the processor, but also tools such as assemblers, simulators, and compilers have to be designed. No GAP is a design automation tool for ASIP design that imposes very few limitations on the designer. Yet No GAP supports the designer by automating much of the tedious and error prone tasks associated with ASIP design. This paper presented the methodology to fully generate a synthesizable HDL from NoGAPCL description in No GAP system. The advantage of No GAP is that it is a unify process without any architecture restriction. The case study shows No GAP can successfully generate ASIP's HDL description and the hardware generated by No GAP does not incur any performance loss than manually handled design.