{'fraction_non_alphanumeric': 0.02219626168224299, 'fraction_numerical': 0.0, 'mean_word_length': 5.121428571428571, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Multiple-input signature registers: an improved design

For testable design purposes, a multiple-output digital system needs a multiple-input signature register. This register accelerates the testing task by compressing multiple-input data streams into one signature. Existing designs depend on parallel feeding the input polynomials to the storage elements. These designs, give a good compression but, suffer from some drawbacks. The paper proposes a new design for the multiple-input signature register. This proposed design aggregates all inputs at a certain point and feeds them to the shift register. By adopting this concept, we are able to improve the operation of the multiple-input signature register in a number of ways. Complete VHDL modeling and simulation for the existing and the proposed designs verified the advantages of the new structure.