{'fraction_non_alphanumeric': 0.02664576802507837, 'fraction_numerical': 0.01567398119122257, 'mean_word_length': 5.028301886792453, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A modified structure for high-speed and low-overshoot comparator-based switched-capacitor integrator

In this paper, a simpler and faster comparator-based switched-capacitor (CBSC) architecture than the conventional CBSC circuits is presented. A voltage dependent current source is used to improve the performance of the CBSC integrator. Also, the preset phase is modified to increase the sampling frequency. A CBSC integrator is designed and simulated in 180 nm CMOS technology with 1.8 V supply voltage to verify this method. The input signal frequency of sinusoidal wave and the sampling frequency are 200 kHz and 10 MHz, respectively.