{'fraction_non_alphanumeric': 0.018465909090909092, 'fraction_numerical': 0.0, 'mean_word_length': 5.184210526315789, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA implementation of a fully digital FM demodulator

FPGA/ASIC is able to provide high-performance and flexible solutions to demanding signal processing applications. In this paper, an implementation of a fast digital FM demodulator on FPGA is presented. Such demodulators are widely used in terrestrial, microwave and satellite systems. A mixed FM demodulation algorithm, which is a combination of a delay demodulator and a phase adapter demodulator, is used. Various design parameters are explored and the one, which maps well to the FPGA architecture, is selected. Performance evaluation results show that the FPGA solution is two times faster in comparison with an implementation on a DSP processor