{'fraction_non_alphanumeric': 0.019253910950661854, 'fraction_numerical': 0.0024067388688327317, 'mean_word_length': 5.028985507246377, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An Inductorless Power-Optimized Dual-Mode LNTA in a GNSS Receiver for Portable Devices

There is a great increasing demand to embed GNSS receivers on portable devices, because they can provide much higher positioning accuracy and better availability compared with GPS-only receivers. However, portable devices have strong limitations on power consumption and area. In order to realize a low power and compact GNSS receiver, this paper presents both system level and circuit level solutions. In the system level, a two-state GNSS receiver architecture is introduced with acquisition phase and tracking phase to optimize the power consumption. In the circuit level, a dual-mode inductorless LNTA with adaptive bias and with an active inductor for gain boosting is proposed. This LNTA is designed and layout in a 40nm CMOS technology.