{'fraction_non_alphanumeric': 0.022892819979188347, 'fraction_numerical': 0.003121748178980229, 'mean_word_length': 5.0886075949367084, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
DEVELOPMENT AND IMPLEMENTATION OF BUILT-IN TESTING TECHNIQUES FOR ANALOG AND RF INTEGRATED CIRCUITS

The objective of this research is to develop built-in testing (BIT) techniques for the functional verification of analog and RF circuits and systems. The aim is to avoid the use of external analog instrumentation so that the cost of testing is reduced. The major challenges addressed by this work are: (1) To develop techniques for the on-chip test of integrated RF and analog circuits through a fully digital offchip interface. (2) To develop methodologies for the use of the proposed techniques in the efficient testing of integrated systems. (3) To realize and evaluate integrated implementations of the BIT architectures in a mainstream CMOS technology. At the circuit-level design, the emphasis is placed on attaining compact and robust BIT building blocks which can operate without significantly affecting the performance of the circuit under test (CUT).