{'fraction_non_alphanumeric': 0.03218390804597701, 'fraction_numerical': 0.010344827586206896, 'mean_word_length': 5.311594202898551, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Low-Power Multiplierless 2-D DWT and IDWT Architectures Using 4-tap Daubechies Filters

This paper proposes two architectures of 2D discrete wavelet transform (DWT) and inverse DWT (IDWT). The first high-efficiency architecture comprises a transform module, an address sequencer, and a RAM module. The transform module has uniform and regular structure, simple control flow, and local communication. The significant advantages of the single transform module are fall hardware-utilization and low-power. The second architecture features parallel and pipelined computation and high throughput. Both architectures are very suitable for VLSI implementation of new-generation image coding/decoding systems, such as JPEG-2000. In the realization of 2D DWT/IDWT, we focus on a FPGA and VLSI implementation using 4-tap Daubechies filters, which saves power and reduces chip area