{'fraction_non_alphanumeric': 0.024891774891774892, 'fraction_numerical': 0.0, 'mean_word_length': 5.125827814569536, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
The impact of wafer nanotopography on threshold voltage variation in NAND flash memory cells fabricated with poly-silicon chemical mechanical polishing

Based on simulation, the threshold voltage (VT) variation for NAND flash memory cells fabricated with the self-alignment of the poly-silicon floating gate is expected to be related to the peak-to-valley value (PV) of wafer nanotopography. After chemical and mechanical polishing (CMP) of the poly-silicon floating gate, the PV of the remaining height of the poly-silicon floating gate linearly increased with the PV of wafer nanotopography. As a result, the VT variation linearly increased with the PV of the remaining height of the poly-silicon floating gate after CMP. These simulation results show, in particular, that the VT variation of NAND flash memory cells induced by wafer nanotopography becomes larger and larger as the device size becomes smaller and smaller.