{'fraction_non_alphanumeric': 0.020761245674740483, 'fraction_numerical': 0.0011534025374855825, 'mean_word_length': 5.625954198473282, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
ENOSYS FP7 EU project: An integrated modeling and synthesis flow for embedded systems design

The ENOSYS project, funded by the EC, aims to shorten the time-to-market of high-performance SoCs by providing design and tool flows for the design and the implementation of embedded systems by seamless integration of high-level system specifications, software code generation, hardware synthesis, code optimization and design space exploration. The objective here is to automatically generate code, for implementation in execution platforms such as FPGAs, from validated high level designs incorporating initial end user requirements, system functional and non-functional description, platform modelling. This paper describes the design flow developed in the context of the ENOSYS project and the results of a first industrial evaluation through two industrial test cases.