{'fraction_non_alphanumeric': 0.01353637901861252, 'fraction_numerical': 0.0, 'mean_word_length': 4.97979797979798, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Power consumption & reliability in NanoCMOS

Thermal issues is an important challenge in NanoCMOS chips. High temperatures can reduce the reliability, so it is important to reduce power consumption to improve reliability. It is necessary a change in physical design paradigms to reduce the needed amount of transistors to perform one task. This work shows a new approach to reduce the amount of transistors by using complex gates and a new set of EDA tools to generate any transistor network. Some results show an important reduction on power consumption, improving also circuit reliability.