{'fraction_non_alphanumeric': 0.029749830966869506, 'fraction_numerical': 0.009465855307640297, 'mean_word_length': 5.115702479338843, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Accelerated Design Methodology for Dual-Input Doherty Power Amplifiers

A novel design theory and the methodology are presented for dual-input Doherty power amplifiers (DPAs) in which the auxiliary transistor does not fully turn off at backoff power. Given the input parameters selected by the PA designer, a Doherty load modulation behavior is exactly implemented at the current-source reference planes of the transistors by solving for the characteristic impedance of the Doherty quarter-wave transformer and the common load. The Doherty output combiner at the package reference plane that sustains the desired dual-input DPA performance is then synthesized using nonlinear embedding and exactly implemented with a lossless and reciprocal circuit. The new analytic DPA design theory also provides an expanded design space, which facilitates the selection of the optimal design based on the gain, linearity, and efficiency tradeoff. The design methodology is implemented in a software program to enable the automatic design of a dual-input DPA prototype at the package reference planes within 24 s. To validate the theory and the design methodology, a 2-GHz dual-input asymmetric DPA is fabricated and measured. When excited with a 20-MHz local thermal equilibrium (LTE) signal with 9.55-dB peak-to-average power ratio (PAPR), the DPA achieves an average power-added efficiency (PAE) of 51.6% with an adjacent-channel-power-leakage ratio (ACLR) of −47.1 dBc after linearization.