{'fraction_non_alphanumeric': 0.03529411764705882, 'fraction_numerical': 0.0032085561497326204, 'mean_word_length': 4.813664596273292, 'pattern_counts': {'":': 0, '<': 1, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Modeling off-state leakage current of DG-SOI MOSFETs for low-voltage design

The Double-Gate (DG) SOI MOSFETs have generated substantial attention because of ideal subthreshold swing, high transconductance, and excellent short-channel effect. These merits make DG-SOI MOSFETs one of the candidates for low-power CMOS technology. However, off-state subthreshold leakage current is a major design challenge for this type of device, especially when V/sub th/ is scaled down to very low value (<0.3 V). An accurate model of the off-state leakage current is very important to technology projection and low-voltage device design. An analytical model of the off-state leakage current for DG SOI MOSFETs was proposed based on the drift-diffusion theory and the 2D channel potential along the Si-film center path. The model agrees well with the measured data. Implications were obtained from technology projection for low-voltage device design.