{'fraction_non_alphanumeric': 0.02784503631961259, 'fraction_numerical': 0.0, 'mean_word_length': 5.2180451127819545, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A multi-core architecture for face detection—Based on application specific instruction-set processor

A detection system, which could extract the face information from image or video frame, is becoming more and more important in lots of field, such as Computer vision, image processing, artificial intelligence and so on. In this paper, a multi-core architecture, based on ASIP, is proposed for Viola and Jones's algorithm. A novel scan strategy is adopted to make the data accessing more regular. Meanwhile, through multiple levels optimization of detection processing and the application-oriented ASIPs, the design is able to meet the overall demand. The architecture is prototyped on Altera Cyclone II FPGA, and the result shows that with lower resource consumption it performs real-time processing and high detection rate.