{'fraction_non_alphanumeric': 0.02605570530098832, 'fraction_numerical': 0.0, 'mean_word_length': 5.476744186046512, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Binary-Truncated CDMA-Based On-Chip Network

This paper presents a new communication network for on-chip interconnection. The network concentrates on small size communication link, non blocking effect, scalability. The network is based on a direct sequence code division multiple access (DS-CDMA) technique with a binary-truncated channel. By the truncation, the network drastically reduces data transfer lines. The network architecture is largely divided into four modules: a CDMA-based network interface, an interconnection module, a synchronizer, and a hub network interface. Especially the network includes a reverse channel for the efficiency of packet flow control. The authors guarantee the scalability of network by both a PN-code reuse and a hierarchical structure. The authors also decouple functional and communication tasks for scalability and utilize a modular architecture for flexibility. The network architecture is analyzed in terms of performance, area, and physical architecture. The network is done using fully synthesizable Verilog HDL to enhance the portability between process technologies.