{'fraction_non_alphanumeric': 0.0215962441314554, 'fraction_numerical': 0.0, 'mean_word_length': 4.98876404494382, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design and implementation of basic building blocks of FPGA using memristor-transistor hybrid approach

In view of the challenges faced to minimize the gap between FPGA and ASIC, this paper primarily focuses on the area and power efficiency improvement of FPGA using memristor-transistor hybrid approach. A lot of research has been carried out in the field of FPGA that has focused on decreasing the gap between FPGAs and ASICs. However, still FPGAs are larger in area, slower in speed and more power consuming than their ASIC counterparts. In this work, basic building blocks like MUX, NOR gate, D flip flop and NOT gate are designed and implemented using memristor-transistor hybrid approach. These basic building blocks are combined to form Configurable Logic Blocks (CLBs), Switch Boxes (SBs) and Connection Boxes (CBs) of FPGA. Proposed basic building blocks of FPGA are smaller in size as compared to the conventional building blocks. These building blocks when combined together will eventually reduce the overall size of FPGA and lower its power consumption.