{'fraction_non_alphanumeric': 0.021621621621621623, 'fraction_numerical': 0.005405405405405406, 'mean_word_length': 5.279661016949152, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA Implementation of LSTM Based on Automatic Speech Recognition

Automatic speech recognition(ASR) remains very popular research area in recent years. Long Short-Term Memory(LSTM) is always used in speech recognition and demonstrated state-of-art accuracy. The high performance LSTM models is becoming increasing demanding in terms of computational and memory load. FPGA-based accelerators have attracted attention of researchers because of its high energy-efficiency and great flexibility. The main work of this paper is an efficient FPGA implementation of LSTM to accelerate the ASR algorithm. The proposed circuit is implemented at Zedboard 100 MHz. The amount of parameters are reduced more than 7 times because of compression method.