{'fraction_non_alphanumeric': 0.03014416775884666, 'fraction_numerical': 0.019659239842726082, 'mean_word_length': 5.063492063492063, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
High Throughput Folded Architecture of AES

Advanced Encryption Standard (AES) is the most widely used crypto algorithms in various secured data commu-nications such as SSL, and so on. This paper proposes a high throughput folded architecture to perform 128-bit AES encryption/decryption, where four AES operations can be performed in parallel. The hardware utilization and throughput of this proposed folded AES design is lying in between the conventional folded and parallel designs. All the existing and proposed AES designs are implemented with Virtex-6 FPGA (XC6VLX760) using Xilinx. The synthesis results show that our proposed design achieves 84.65% of improvement in the throughput than the existing folded design with looping parameter-2 (Fig. 4 of [7]).