{'fraction_non_alphanumeric': 0.014164305949008499, 'fraction_numerical': 0.007082152974504249, 'mean_word_length': 5.256637168141593, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design and Implementation of Cell Search Time Synchronization in LTE System Based on FPGA

LTE is accepted worldwide as the Long Term Evolution Perspective for todays 3G and 4G networks. Cell search time synchronization is an important physical layer procedure by which a user equipment (UE) acquires synchronization with a cell and detects the physical layer cell ID of that cell. Timing synchronization is consisted of the symbol timing synchronization and frame synchronization. This paper supplies the introduction of synchronization signals, presents the detection method, and analyzes the design based on FPGA platform and finally simulated on the Modelsim 6.5 and implemented in Xilinx Virtex-6 kit.