{'fraction_non_alphanumeric': 0.02384737678855326, 'fraction_numerical': 0.003179650238473768, 'mean_word_length': 5.3, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Degradation of static behaviour of poly-Si CMOS inverters under high frequency operation

We studied the degradation of poly-Si CMOS inverters under high frequency operation. Increased low noise margin and logic threshold voltage, decreased high noise margin and gain were observed. Based on a previous drain current model of thin-film transistors (TFTs), voltage transfer characteristic of inverter is well described. Large degradation was observed in p-TFT instead of n-TFT after 10 ks operation. Dynamic negative bias temperature instability is considered to be the degradation mechanism leading to the inverter's degradation.