{'fraction_non_alphanumeric': 0.01896551724137931, 'fraction_numerical': 0.0, 'mean_word_length': 5.52808988764045, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Impact of delay propagation on NTV PCMOS design

While modern energy efficient low voltage designs focus on near-threshold voltage (NTV) operation for general purpose computing and exploiting an application's intrinsic error resilience by deploying probabilistic-CMOS (PCMOS) circuits for application specific computing, our results emphasize the impact of delay on PCMOS bits at NTV and lower voltage operations. This delay is very important to be considered while modeling PCMOS systems, as it propagates and has crucial effects on the most significant bits of the computations.