{'fraction_non_alphanumeric': 0.042363433667781496, 'fraction_numerical': 0.043478260869565216, 'mean_word_length': 4.409638554216867, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Ultralow-power SRAM technology

An ultralow-standby-power technology has been developed in both 0.18-Âµm and 0.13-Âµm lithography nodes for embedded and standalone SRAM applications. The ultralow-leakage six-transistor (6T) SRAM cell sizes are 4.81 Âµm2 and 2.34 Âµm2, corresponding respectively to the 0.18-Âµm and 0.13-Âµm design dimensions. The measured array standby leakage is equal to an average cell leakage current of less than 50 fA per cell at 1.5 V, 25Â°C and is less than 400 fA per cell at 1.5 V, 85Â°C. Dual gate oxides of 2.9 nm and 5.2 nm provide optimized cell leakage, I/O compatibility, and performance. Analyses of the critical parasitic leakage components and paths within the 6T SRAM cell are reviewed in this paper. In addition to the well-known gate-oxide leakage limitation for ULP technologies, three additional limits facing future scaled ULP technologies are discussed.