{'fraction_non_alphanumeric': 0.012376237623762377, 'fraction_numerical': 0.0037128712871287127, 'mean_word_length': 5.3700787401574805, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
PIECE WISE LINEAR PERFORMANCE MODELING OF SUBMICRONIC CMOS LIBRARY

Shortening of design cycles is currently obtained by designing digital systems at gate or cell level, using precharacterized gate or cell delays to speed up the performance analysis. Modeling timing library format is one of the most difficult task of library designers. We present in this paper a piece wise linear approximation of the delay performance equations of submicronic CMOS library, considering input to output coupling, loading and input wave form induced non linearity. Application is given to a 0.25μm CMOS process for which linear performance equations are deduced for the generally used design range. Limits of linear representations are clearly identified. Validations are obtained through comparison with Spice simulations.