{'fraction_non_alphanumeric': 0.04081632653061224, 'fraction_numerical': 0.004801920768307323, 'mean_word_length': 4.8321678321678325, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
DC performance of InP/InGaAs p-n-p heterostructure-emitter bipolar transistor

The dc performance of a novel InP/InGaAs p-n-p heterostructure-emitter bipolar transistor is first demonstrated. Though the valence band discontinuity at an InP/InGaAs heterojunction is relatively large, the addition of a heavy doped as well as thin p/sup +/-InGaAs emitter layer between a p-InP confinement and n/sup +/-InGaAs base layers effectively eliminates the potential spike at emitter-base junction, lowers the emitter-collector offset voltage, and increases the barrier for electrons, simultaneously. Experimentally, a high current gain of 88 and a low offset voltage of 54 mV are achieved. To the author's knowledge, the offset voltage of the studied device is the lowest value among of the InP/InGaAs p-n-p heterojunction bipolar transistors.