{'fraction_non_alphanumeric': 0.042704626334519574, 'fraction_numerical': 0.011565836298932384, 'mean_word_length': 5.147540983606557, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Ferroelectric Thickness Dependent Domain Interactions in FEFETs for Memory and Logic: A Phase-field Model based Analysis

We present a phase-field simulation framework for ferroelectric (FE)-FET which captures multi-domain effects by self-consistently solving 2D time-dependent Ginzburg-Landau (TDGL), Poisson's, and semiconductor charge/transport equations. Using our phase-field model and experiments, we analyze electrostatics-driven multi-domain formation and voltage-induced polarization (P) switching for different FE thickness (TFE). We show that for TFE = 5nm - 10 nm, FEFETs exhibit multi-level memory functionality; while for TFE = 1.5nm - 3 nm, FEFETs can serve as non-hysteretic switches with enhanced gate control. Our results signify that as TFE is reduced from 10nm to 5nm, denser domain patterns emerge in FE, and the dominant P-switching mechanism changes from nucleation to domain-wall motion based leading to a decreased memory window with TFE scaling. Moreover, as TFE is scaled further from 3nm to 1.5nm, effective permittivity of the gate stack increases due to multi-domain electrostatic interactions.