{'fraction_non_alphanumeric': 0.02142857142857143, 'fraction_numerical': 0.0, 'mean_word_length': 5.372727272727273, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Non-stationary statistical simulation of blind-oversampling CDR circuits

Statistical approach is the only practical set of methods for reliable simulation of Clock and Data Recovery circuits which operate at low bit-error rates. The paper deals with a statistical simulation model for blind-oversampling CDR circuits, which estimate the center of the data eye by counting the edges in several subintervals that divide the signal period. In the steady-state, the process is described by the multinomial distribution. The developed model simulates the estimation process in the non-stationary case, which allows including sinusoidal jitter, and frequency offset. Some simulation results are presented.