{'fraction_non_alphanumeric': 0.026785714285714284, 'fraction_numerical': 0.01488095238095238, 'mean_word_length': 4.56198347107438, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design of a Low Voltage Low-Phase-Noise Complementary CMOS VCO

In this paper, the complementary CMOS LC oscillator is analyzed to design a very low-voltage low-phase-noise oscillator. Decreasing the supply voltage reduces the current consumption of the oscillator and gives effective current injection to the LC tank circuit. Effective current injection controls the noise power and the oscillator power consumption thereby reducing oscillator phase noise. Based on this structure, a 1.8 GHz oscillator with supply voltage of 1.2 v was designed. The oscillator uses an on-chip spiral inductor with Q of 8 and it has phase noise of -128.2 dBc/Hz at 1 MHz offset frequency.