{'fraction_non_alphanumeric': 0.02601156069364162, 'fraction_numerical': 0.0, 'mean_word_length': 5.132743362831858, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A DLL-based period synthesis

A delay-locked loop (DLL) based period synthesis is described. The proposed synthesizer architecture uses a single-loop DLL with phase interpolators to generate wide range of output frequencies. For the first time, the proposed period synthesis does overcome the integer-N limitation of the conventional DLL-based frequency multiplier, and achieve a small phase/frequency step. The delta-sigma modulation technique is applied at the phase selection stage to achieve a fine phase resolution. The spur performance in the frequency domain is also analyzed based on CMOS implementation. A system-level period synthesizer is built to verify the proposed architecture.