{'fraction_non_alphanumeric': 0.0203125, 'fraction_numerical': 0.0140625, 'mean_word_length': 5.163461538461538, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Mixed 2-4 state simulation with VCS

To meet the demand for higher performance, today's logic simulators are supporting 2 state simulation. Within Chronologic Simulation's VCS simulation system, we have implemented an elaborate infrastructure to support mixed 2-4 state simulation in Verilog. The paper presents our approach to allow mixed 2-4 state simulation while retaining compliance to Verilog HDL language and its simulation semantics. The key issues that need consideration for mixed 2-4 state simulation are discussed in detail. The results obtained by running VCS regression test suite and OVI regression test suite are summarized.