{'fraction_non_alphanumeric': 0.026200873362445413, 'fraction_numerical': 0.008733624454148471, 'mean_word_length': 4.907216494845361, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design of Low Hardware Complexity Filter Banks for Communications Systems Employing Folding Number System

In this paper, a new architecture to compute 1-D Discrete Wavelet Transform (DWT) based on Folding Number System (FNS) is introduced. Numbers for FNS are extracted directly from analog input without any forward converter like in the Residue Number System (RNS) based DWT. The large Dynamic Range makes the FNS DWT more efficient than those implemented using RNS systems. The proposed 1- D DWT architecture makes use of the relation between the coefficients of the low-pass and high-pass decomposition filters for orthogonal wavelets families to compute the transform with minimum numbers of modular multipliers. These multipliers are based on pipelined Look-Up Tables (LUT). A 6-tap Daubechies analysis filter bank is synthesized at a structural level using VHDL. FLEX10K devices of Altera are used in the simulation of DWT using binary arithmetic, RNS and FNS to evaluate its performance. Simulations show a significant throughput improvement is achieved in the proposed FNS DWT architecture when {2k - 1, 2k, 2k + 1} moduli set is used.