{'fraction_non_alphanumeric': 0.015087507543753771, 'fraction_numerical': 0.0006035003017501509, 'mean_word_length': 5.209737827715355, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Metallization scheme optimization of plastic-encapsulated electronic power devices

Deformations of metal interconnects, cracks in interlayer dielectrics and passivation layers in combination with plastic packaging are still a major reliability concern for integrated circuit power semiconductors. In order to describe and understand the failure mechanism and its root cause, already a lot of work has been done in the past. However for the first time it is demonstrated that stress induced in the inter layer dielectric (ILD) can be the main cause of failure for a power switching device. The impact of metallization scheme on the amount of electrical failures of a power switching device was investigated in detail. It was found that with replacing a single layer metallization by a double layer metallization, the number of electrical failures reduced drastically. This improvement was achieved by two mechanisms. First, the stress induced by the molding compound (MC) through the metallization on the ILD under the metallization reduced significantly. Secondly the stress in the passivation located at the foot of the bottom metallization was relocated to the foot of the top passivation. At that location it is far less likely the passivation cracks would propagate into the ILD. These observations were confirmed by 3-D FEM simulations. The simulations enabled to locate and quantify the critical stress levels leading to electrical failures. As a result, the improved metallization scheme could lead to a distinct reduction of the principal stress at the most critical positions and, consequently, to an improvement of the reliability of the devices.