{'fraction_non_alphanumeric': 0.03050397877984085, 'fraction_numerical': 0.003978779840848806, 'mean_word_length': 4.992063492063492, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
The Low-Area FPGA Design for the Post-Quantum Cryptography Proposal Round5

Post-Quantum Cryptography (PQC) is getting attention recently. The main reason of this situation is the announcement by the U.S. National Institute for Standard and Technology (NIST) about an opening of the standardization process for PQC. Recently NIST published a list of submissions qualified to the second round of this process. One of the selected algorithms is Round5, offering a key encapsulation mechamsm (KEM) and public key encryption (PKE). Due to high complexity of post quantum cryptosystems, only a few FPGA implementations have been reported to date. In this paper, we report results for low area purely-hardware implementation of Round5 targeting low cost FPGAs.