{'fraction_non_alphanumeric': 0.014522821576763486, 'fraction_numerical': 0.002074688796680498, 'mean_word_length': 5.2727272727272725, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA implementations of sorters for non-linear filters

Nonlinear filters for image processing have attracted considerable interest due to their ability to preserve edges, denoise images and to their potential for image enhancement and segmentation. One of the basic operations in nonlinear filtering is sorting data from a 2-D sliding window. In this paper we propose a novel approach to hardware FPGA implementation of data sorting, suggest three implementations and compare them.