{'fraction_non_alphanumeric': 0.021671826625386997, 'fraction_numerical': 0.006191950464396285, 'mean_word_length': 5.47, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Detailed modeling of source/drain parasitics and their impact on MOSFETs scaling

The resistance components and key device/process parameters contributing of source/drain (S/D) parasitic resistance are investigated through advanced modeling for 50 nm gate-length MOSFET design and scaling. The silicide-diffusion contact resistance component is expected to be a major component in highly scaled nanometer MOS transistors. The key factors impact on MOSFET scaling are quantitatively examined based on 53 nm gate-length technology and the strategies for S/D engineering surmounting the scaling barriers associated with S/D parasitics are discussed.