{'fraction_non_alphanumeric': 0.02594033722438392, 'fraction_numerical': 0.00648508430609598, 'mean_word_length': 5.050980392156863, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Global Optimization of Surface Warpage for Inverse Design of Ultra-Thin Electronic Packages using Tensor Train Decomposition

As laptops get thinner and thinner, the electronic packages that go into these devices must shrink along the z-dimension as well. High warpage in these ultra-thin packages is the result of mismatch of coefficients of thermal expansion (CTE) between the silicon die (CTE =2.6 ppm/C) and the organic substrate (CTE = 12 to 16 ppm/C) and the reduced flexural rigidity due to reduced thickness. This can result in decreased yield during assembly onto the board. Through the selection of low CTE materials and the implementation of stiffeners, warpage can be decreased. This work aims to optimize the metal density in the substrate to achieve low warpage. An inverse design framework is implemented to optimize the surface warpage profiles of the package using heuristic global optimization method viz. Particle Swarm Optimization (PSO) and Cross Entropy (CE) on a surrogate model that is built using finite element analysis (FEA), tensor train decomposition (TTD) and artificial neural networks (ANN). Results demonstrate that using this framework can result in more than 10% reduction in warpage by implementing up to 50% decrease in metal density on the ground and power layers in the substrate. Further analysis is required to determine the impact of these changes to signal and power integrity. In future, the framework can be implemented to realize even thinner packages without compromising on their functionality.