{'fraction_non_alphanumeric': 0.019310344827586208, 'fraction_numerical': 0.004827586206896552, 'mean_word_length': 5.336244541484716, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Dynamically reconfigurable parallel architecture implementation of 2D convolution for image processing over FPGA

2D Convolution is the most convenient method to analyze digital image and video processing and has a variety of digital image processing applications such as edge detection, image enhancement, image segmentation, smoothing or blurring an image and can be applied to video processing on the basis of frame by frame for motion detection. Though the computational complexity of 2D convolution is comparatively high as it demands high level parallelism both for product and addition operations, it can be implemented on real time embedded system applications such as Application-Specific Integrated circuit (ASIC) or Field Programmable Gate Array (FPGA). As the convolved image directly depends on the kernel, proposed architecture is suitable for any kernel of 3×3 size. The objective of this study is to implement and synthesize a FPGA base image processing system based on 2D convolution on the basis of microprocessor architecture Simple-as-Possible. This system was designed and simulated in Verilog Hardware Description Language (Verilog HDL) and synthesized on Virtex-5 FPGA. The result shows that, the proposed design has lesser number of blocks (look up tables & registers) than other architecture and low time delay. So that, the complexity of the proposed architecture is less and it can be used in image processing applications.