{'fraction_non_alphanumeric': 0.014792899408284023, 'fraction_numerical': 0.0029585798816568047, 'mean_word_length': 5.509615384615385, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Minimum hardware implementation of multipliers of the lifting wavelet transform

The lifting structured wavelet transform (lifting wavelet) attracts researchers' attention as a key technology to a lossless and lossy unified coding system of digital image data. For VLSI circuit implementation, multiplier coefficients in the transform must be truncated into finite word length binary values. This report investigates how to appropriately assign error tolerance to each coefficient considering its sensitivity to a typical image signal under a given tolerable total hardware cost. As a result, it is confirmed that the total hardware scale of the multipliers is reduced to 51%.