{'fraction_non_alphanumeric': 0.034482758620689655, 'fraction_numerical': 0.020689655172413793, 'mean_word_length': 4.458646616541353, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 50-Gbaud PAM-8 Modulator Driver Realized as a 3-Bit Digital-to-Analog Converter

This paper studies the design and measurement of a PAM-8 modulator driver based on a 3-bit digital-to-analog converter (DAC) architecture in a 130-nm SiGe BiCMOS process. The driver is implemented as a two-stage topology. The first stage consists of three single-ended to differential converters (SDC) and the second stage includes the DAC core. The driver has an output voltage swing of 4 Vpp.ditf, thus enabling high extinction ratios when implemented in an electro-optical transmitter. It reaches a symbol rate of 50 Gbaud and consumes 590 mW of DC power, therefore being one of the most power efficient drivers reported in the literature.