{'fraction_non_alphanumeric': 0.030206677265500796, 'fraction_numerical': 0.001589825119236884, 'mean_word_length': 5.428571428571429, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Vertical TSV-Like Diode ESD Protection

On-chip ESD protection remains a headache to IC designers. Traditional pad-based full-chip ESD protection schemes consume substantial die area, becoming increasingly unacceptable for complex ICs at advanced technology nodes. This paper reports a novel vertical inside thru silicon via (TSV) hole diode ESD protection device, which is validated experimentally by transmission-line pulse (TLP) testing. The new vertical TSV-like diodes offer area-efficient layout-friendly ESD protection, which can also be integrated into 3D packaging and used for internally distributed CDM ESD protection.