{'fraction_non_alphanumeric': 0.015384615384615385, 'fraction_numerical': 0.0020512820512820513, 'mean_word_length': 6.2835820895522385, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Subthreshold MOS dynamic translinear neural and synaptic conductance

Recent advances in neuromorphic engineering for brain-like computing and neural prostheses are converging towards realization of electronic synaptic arrays approaching the integration density and energy efficiency of the human brain. A major impediment in this development is practical realization of complex conductance-based models of biophysical neural and synaptic dynamics in nanoscale electronics. Here we present such highly compact and low-power realizations, where each conductance is implemented using a single MOS transistor operating in subthreshold. Three alternative realizations are shown, implementing log-domain transformations of the conductance-based dynamics using translinear current scaling, capacitance scaling, and voltage scaling. Transistor level simulations validate the linearity of single transistor neural and synaptic conductance-capacitance dynamics in a 90nm CMOS process.