{'fraction_non_alphanumeric': 0.03347280334728033, 'fraction_numerical': 0.0, 'mean_word_length': 5.033613445378151, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design model for bulk CMOS scaling enabling accurate latchup prediction

The integration density of advanced bulk CMOS structures heavily depends on SCR type of latch up. Depending on the technology chosen the n-p-n-p-n-p interaction, which can be fired by noise, destroys tile stored information or even the chip itself. This paper presents the first complete two-dimensional numerical analysis for a typical CMOS structure including latchup path in the "OFF," "ON," "firing" and "sustaining" mode. Results and experimental data are discussed and used to develop a simplified, yet accurate CMOS design model. This allows the calculation of the firing and sustaining edge depending on geometrical and processing data.