{'fraction_non_alphanumeric': 0.015503875968992248, 'fraction_numerical': 0.0, 'mean_word_length': 5.544303797468355, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Performance Evaluation and Optimization of Full Adders with Single-Electron Technology

In this paper we present the full adder design considerations based on SET threshold logic, and show how the circuit performance depends upon its element parameters. In particular, an attempt is made to obtain the tradeoff between circuit delay/power and its reliability, where the reliability is measured by the maximum random background charges (RBC) that the circuit can tolerate while maintaining its correct logic operation