{'fraction_non_alphanumeric': 0.02028740490278952, 'fraction_numerical': 0.0, 'mean_word_length': 5.5054945054945055, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Integration of silicon-based tunnel diodes with CMOS: an RIT-OSU-NRL-NSF effort

Resonant tunneling diodes (RTDs) are promising band gap engineered heterostructures that exhibit a distinctive negative differential resistance (NDR) that can be exploited for various electronic functions. Large scale integration of RTDs with heterojunction field effect transistors (HFETs) has been demonstrated in III-V compound semiconductors. Since the current microelectronics industry has evolved around silicon CMOS technology, it is of great interest if RTDs can be integrated with Si CMOS circuitry. Silicon-based tunnel diodes have great potential for this integration. Ohio State University and RIT have received funding from the National Science Foundation to address these issues with the Naval Research Laboratory. Among the integration strategies, placing of tunnel diodes on the source/drain regions of MOS transistors has been found to be most promising. A test chip has been designed to study the process integration. Preliminary studies have shown that the tunnel diode fabrication steps have negligible influence on the threshold voltage and transconductance of the MOS transistors.