{'fraction_non_alphanumeric': 0.02009273570324575, 'fraction_numerical': 0.0061823802163833074, 'mean_word_length': 5.230769230769231, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
SiO2/4H-SiC interface traps effects on the input capacitance of DMOSFET

In this paper, an analytical model is presented to describe the input capacitance of Power-MOSFETs in 4H polytype of Silicon Carbide (4H-SiC). In order to provide an instrument for accurate interpretations of C-V measurements and for a deeper understanding of the device operations, the model describes the charge variations induced by the presence of the oxide-semiconductor interface trapped charge. Their energy dependence has been accounted to describe the charge dynamics into the channel and the accumulation layer and proved by comparisons with numerical simulations.