{'fraction_non_alphanumeric': 0.01712583767684289, 'fraction_numerical': 0.0022338049143708115, 'mean_word_length': 5.369668246445498, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier

This paper presents a low-noise two-stage operation amplifier design procedure based on standard CMOS process. Unlike the previous researches that depict the design flow based on some simple circuit topologies for simplicity, this paper adopts the folded cascade input and Class AB output two-stage operational amplifier that is more admitted by academia and widely used into industry. This presented procedure begins with the key noise requirement to firstly determine the input difference pair whose transconductance is the most important parameter related to other electrical characters. Then the expressions and relationships of other parameters (such as slew rate, bandwidth, gain, phase margin, power consumption and signal swing) are derived under the constraint of noise requirement. Besides that, all sizes of devices are confirmed considering chip area, matching relation and layout. The low noise amplifier under the guidance of this proposed design procedure is implemented on a standard 0.18μm CMOS process. The measured results and simulation are closed agree with the expect results. So this design procedure offers designers an efficient way from electrical characters to key devices sizes based on the common operation amplifier circuit.