{'fraction_non_alphanumeric': 0.016967126193001062, 'fraction_numerical': 0.0, 'mean_word_length': 6.044776119402985, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
High-Performance Adder Circuit Generators in Parameterized Structural VHDL

In ASIC design, arithmetic components are usually selected from tooland technology-dependent libraries providing very limited flexibility and choice of circuit structures. With the possibility of parameterized structural circuit descriptions at the gate-level in VHDL, versatile circuit generators can be implemented which are highly independent of tool platforms and design technologies. This enables the realization of a universal and comprehensive library of efficient arithmetic components in form of a collection of synthesizable VHDL code entities. In a first step, high-performance adder generators were implemented using this method. Additionally, valuable experience was gained with respect to the implementation of circuit generators using parameterized structural VHDL. This work was funded by MICROSWISS (Microelectronics Program of the Swiss Government).