{'fraction_non_alphanumeric': 0.022033898305084745, 'fraction_numerical': 0.003389830508474576, 'mean_word_length': 4.5754716981132075, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Power Side-Channel Analysis for Different Adders on FPGA

Many IoT circuits are under threat from side-channel attacks such as power analysis attacks. Adders are one of the most fundamental components in electronic circuits. In this paper, we study the tolerance of adders against power analysis attacks on FPGA. The power side-channel leakage for three types of 32-bit adders is analyzed based on T-test. Our experimental results show the effectiveness of a ripple-carry adder with built-in carry chain in terms of not only power and delay but also the tolerance to power analysis attacks.