{'fraction_non_alphanumeric': 0.028846153846153848, 'fraction_numerical': 0.009615384615384616, 'mean_word_length': 5.2844827586206895, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Mismatch Compensated Design Techniques under Packaging-Induced Die Stress

Mismatch behavior under packaging-induced die stress is presented. The mobility shift caused by package stress is a dominant source of analog circuit mismatch. Shallow trench isolation (STI) and well proximity effect (WPE) are also significant contributors to the mismatch in deep submicron CMOS technology. The experimental results performed with current steering 12-bit 90-nm CMOS I/Q digital-to-analog converter (I/Q DAC) having 150-mum die thickness well agree to the theory developed in this paper. The theoretical and experimental results also provide design guidance for minimizing the mismatch of analog circuits to packaging-induced die stress.