{'fraction_non_alphanumeric': 0.02588235294117647, 'fraction_numerical': 0.01411764705882353, 'mean_word_length': 4.916666666666667, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Integrating spin-torque-transfer magnetic memory in a 65 nm low power CMOS technology

This paper shows results of the integration of a 65 nm low power CMOS technology with spin-torque-transfer magnetic memory. This effort has focused upon a set of compatible, stable, and high yielding fabrication modules. Magnetic Tunnel Junction (MTJ) devices from a 64Mb array are shown and the device radiation hardness is demonstrated.