{'fraction_non_alphanumeric': 0.04921077065923862, 'fraction_numerical': 0.003714020427112349, 'mean_word_length': 5.378698224852071, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Statistical variability in n-channel UTB-FD-SOI MOSFETs under the influence of RDF, LER, MGG and PBTI

Statistical variability is a critical challenge to scaling and integration, affecting performance, leakage power, and reliability of devices, circuits, and systems [1]. The UTB-FD-SOI transistor-architecture dramatically reduces the statistical variability due to random dopant fluctuations (RDF), but other sources of variability remain pertinent, e.g. line edge roughness (LER), metal gate granularity (MGG) leading to work-function fluctuations, and interface trapped charge (ITC) [2], [3]. The different physical nature of these phenomena affects the standard deviation and distribution of threshold voltage (VTH) in different ways, and leads to a de-correlation with the on-current (ION) of the transistor. These aspects have been extensively studied for ultra-scaled bulk-MOSFETs under various sources of variability experimentally or by physical device modelling [4], but have not been fully researched for FD-SOI devices - a shortfall that this work aims to address.