{'fraction_non_alphanumeric': 0.014942528735632184, 'fraction_numerical': 0.008045977011494253, 'mean_word_length': 5.177304964539007, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Sustaining the Si revolution: challenges and opportunities

Continual advances in planar process technology enabled MOSFET gate lengths to reach below 100 nm in integrated circuits produced at the turn of the century, and will likely support MOSFET scaling into the sub-10 nm regime within the next 10 years. Gains in circuit performance will not be as straightforward to achieve as had been in the past, however, due to fundamental issues such as statistical dopant fluctuations, parasitic resistance and capacitance, and carrier velocity limits. This paper will first describe how these issues can be mitigated to allow transistor scaling to reach the quantum-mechanical limit. It will then discuss alternative approaches to achieving gains in system performance and cost as the era of transistor scaling draws to a close. Opportunities for research will be described.