{'fraction_non_alphanumeric': 0.03215077605321508, 'fraction_numerical': 0.01662971175166297, 'mean_word_length': 4.825806451612904, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An energy-efficient accelerator for hybrid bit-width DNNs

This paper proposed an energy-efficient accelerator for hybrid bit-width DNNs. To speedup the DNNs and make it energy-efficient, we first propose a hybrid bit-width compression method that can save the memory storage of the state-of-the-art network LeNet and AlexNet by 7x and 8x with negligible accuracy loss. Also we propose an energy-efficient iterative logarithmic multiplier with approximate computing to process the multiply-accumulate operations for DNNs. The computational ability and adaptability of the FPGA greatly expands by using the LUT-based multiplier with improved iterative logarithmic rather than a DSP-based multiplier. The accelerator power is reduced from 24.1 W to 14.3 W. The accelerator proposed performs 1.53 times better in power efficiency and can achieve 33.98 GOP/s/W comparing with state-of-the-art architecture.