{'fraction_non_alphanumeric': 0.04218362282878412, 'fraction_numerical': 0.016129032258064516, 'mean_word_length': 4.344370860927152, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A clock and data recovery circuit with anti-second-harmonic lock

A phase-locked-loop (PLL) based clock and data recovery (CDR) is implemented, which incorporates a full-rate mixer-type linear phase detector (PD) and a full-rate automatic frequency locked loop (FLL). And in allusion to the drawback of second harmonic lock of the realized CDR circuit, an automatic monitor circuit using two AND gates and a V-to-I converter is proposed. By driving large current source to inject a current into the loop filter in due time, the monitor circuit can not only resist second harmonic lock, but also shorten the locking time of the CDR circuit. Experimental results show 20.4 ps peak-to-peak jitter for 215-1 pseudorandom bit sequence (PRBS) input data at a rate of 1.2 Gb/s and 97mW power at 1.8V power supply.