{'fraction_non_alphanumeric': 0.019230769230769232, 'fraction_numerical': 0.0, 'mean_word_length': 4.666666666666667, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An Automatic Gain Control topology for CMOS digital radio receiver

Automatic Gain Control (AGC) is an integral part of any radio receiver. It is needed to maintain the signal level within an acceptable range that would yield the best possible SNR at the receiver output. In this paper, an AGC topology that was used for a CMOS, OFDM-based, digital radio receiver is introduced. The basic AGC algorithm is summarized. The AGC works on two stages, the RF stage and the baseband stage. Because the receiver is implemented in CMOS, the granularity of gain change of the signal path was in rather large steps. The AGC algorithm had to support such signal path with a mechanism to ensure limited gain jumps to avoid disrupting the OFDM operation. The algorithm stability is mathematically verified and confirmed via computer simulations.