{'fraction_non_alphanumeric': 0.03132530120481928, 'fraction_numerical': 0.004819277108433735, 'mean_word_length': 5.2481203007518795, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
CMOS device de-embedding without impedance standard substrate calibration for on-wafer scattering parameter measurements

This paper presents the on-wafer measurement technique for de-embedding the CMOS device scattering parameter (S-parameter) without the use of impedance standard substrate (ISS) calibration. The on-chip test structures are utilized including two transmission lines (TLs), a reflect element and a series resistor which characteristics need not to be known in advance. The on-chip thru-reflect-line (TRL) calibration then is applied with the TL characteristic impedance evaluation to account for the impedance differences between on-chip TLs and measurement system. The measured results of a 0.18 μm NMOS FET are shown with comparison of the L-2L de-embedding method using ISS to validate the proposed approach.