{'fraction_non_alphanumeric': 0.02161547212741752, 'fraction_numerical': 0.011376564277588168, 'mean_word_length': 4.714285714285714, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Real Time Edge Detection via IP-Core based Sobel Filter on FPGA

Edge detection is one of the most important application in image/video processing. The aim of this paper is to extract edges of real time video stream. The platform consists of OV7670 CMOS-Camera module, Digilent Basys3 FPGA board and VGA monitor to display the processed video stream. This study is constructed from three parts: capturing RGB data from the camera module, converting RGB data to grayscale and then implementing Sobel filter to detect the edges of real time video. Whole design is executed by using custom IP-Cores coded with Very High-Speed Integrated Circuit Hardware Description Language (VHDL) on Vivado 2018.1 FPGA Design Suite. From the results, it is shown that for the sake of FPGA parallel processing ability the design is realized with high accuracy and low-level of resource utilization.