{'fraction_non_alphanumeric': 0.0265210608424337, 'fraction_numerical': 0.0124804992199688, 'mean_word_length': 5.056603773584905, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Low-loss CPW lines on surface stabilized high-resistivity silicon

The authors propose a solution to the surface conduction problem in silicon monolithic microwave integrated circuits (MMIC's). An LPCVD polycrystalline silicon layer is deposited over the surface of a high-resistivity silicon wafer which is then covered with a silicon dioxide layer. The polycrystalline silicon layer effectively removes, through traps, any free electrons or holes that may have been induced at the oxide-silicon interface. The CPW lines with 1.25-μm aluminum metallization on passivated HRS substrates have an attenuation loss at 30 GHz of only 1.08 dB/cm.