{'fraction_non_alphanumeric': 0.01443298969072165, 'fraction_numerical': 0.006185567010309278, 'mean_word_length': 4.785714285714286, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Retiming for high speed and low power design

The positioning of flip-flops in a sequential circuit is related to the power dissipation as well as the clock period of the circuit. We show that genetic algorithms can be used to find efficiently the optimal positioning for the power performance of CMOS digital circuits without sacrificing the clock periods. As the result of evaluating our design method, we reduce dissipation of power about 9-10% with preserving optimal clock period.