{'fraction_non_alphanumeric': 0.03262786596119929, 'fraction_numerical': 0.0, 'mean_word_length': 5.037234042553192, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Analysis of integral non-linearity errors in two-step analogue-to-digital converters

A new method for modelling and analysis of non-linearity errors caused by the capacitor mismatches and op-amp non-idealities in two-step analogue-to-digital converters (ADCs) is presented. Analytical formulas for estimation of the ADC integral non-linearity (INL) are derived. Using the proposed method, the ADC INL can be calculated in terms of the capacitor mismatches standard deviations. Therefore time-consuming Monte Carlo simulations which are conventionally used to evaluate the effect of random capacitor mismatches on the ADC linearity can be avoided. The effect of op-amp non-idealities, which are frequently examined by the circuit-level simulations, can also be evaluated using the derived model for the INL in terms of the op-amp DC gain and non-linearity. Accuracy of the proposed model is validated by the system and circuit-level Monte Carlo simulations. By using the proposed model, static performance of the conventional restoring (CR) and redundant signed digit (RSD) converters in the presence of mentioned errors are compared.