{'fraction_non_alphanumeric': 0.0224, 'fraction_numerical': 0.0336, 'mean_word_length': 5.077669902912621, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An 8-bit Compact Architecture of Lesamnta-LW Hash Function for Constrained Devices

A very compact architecture for the lightweight 256-bit hash function Lesamnta-LW is presented in this paper. The proposed architecture has an 8-bit datapath and requires very few hardware resources and, therefore, can be a prime candidate for resource constrained devices. The proposed architecture was designed and implemented on the BASYS3 board (Artix 7 XC7A35T) using the VERILOG hardware description language. The implementation utilizes only 434 FPGA LUTs, 474 FFs and reaches a throughput equal to 50 Mbps at 161 MHz clock frequency.