{'fraction_non_alphanumeric': 0.012060301507537688, 'fraction_numerical': 0.0, 'mean_word_length': 5.467532467532467, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
DC analysis for power delivery in board design by post-layout simulation

Accurate prediction of voltage variation due to IR drop becomes increasingly important in performance driven system board design as supply voltages continue to reduce while current requirements keep on increasing. With advantages of user-friendly and powerful commercial simulation tools nowadays, accurate extraction of power plane resistance is realized even in today system board designed with complex metallization structures due to dense clusters of via holes and cutouts in power and ground planes. As a fundamental electrical requirement in board design, post-layout simulation for DC analysis is proven to be an essential step that benefits the board development productivity and design validation. Board design trade-off and optimization such as copper thickness and number of layers for power planes, static current crowding hot spots prediction and power/ground via population are also discussed in this paper.