{'fraction_non_alphanumeric': 0.02616279069767442, 'fraction_numerical': 0.005813953488372093, 'mean_word_length': 5.043859649122807, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A decoder architecture for high-speed free-space laser communications

We present a decoding architecture for high-speed free-space laser communications. This system will be used by NASA's Mars Laser Communication Demonstration (MLCD) project, the first use of high-speed laser communication from deep space. The Error Correction Code (ECC) and modulation techniques for this project have been motivated by an analysis of capacity, and existing designs have been shown to operate within 0.9 dB of the Shannon limit on the nominal operating point. In this paper, we give the algorithmic description and FPGA implementation details that led to the development of a 50 Mbps hardware decoder.