{'fraction_non_alphanumeric': 0.01671891327063741, 'fraction_numerical': 0.0, 'mean_word_length': 5.8428571428571425, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Software-Oriented Approach to Hardware-Software Co-Simulation for FPGA-Based Risc Extensible Processor

Recent advancements in mixed hardware-software modeling platforms have simplified the process of concurrently modeling complex algorithms in hardware while considering the software generation in an integrated environment. To efficiently facilitate design space exploration for RISC extensible processors, it is imperative to use a tightly coupled hardware-software co-design and modeling effort that also maintains the flexibility for exploring other types of microarchitectures. We have introduced a simulation framework using a software-oriented design methodology that can be adopted to model the software and hardware components in a reconfigurable co-processor. Experiments on some commonly used DSP and image processing tasks show that hardware-software trade-offs in the various models can be efficiently analyzed during the initial design phase.