{'fraction_non_alphanumeric': 0.04926108374384237, 'fraction_numerical': 0.046798029556650245, 'mean_word_length': 4.279220779220779, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 7.9–12.1-GHz CMOS LNA employing noise-suppressed and gain-flattened techniques

This paper presents the design and implementation of a noise-suppressed and gain-flattened wideband low-noise amplifier (LNA). The noise suppression is achieved by a noise cancelation topology and a body-bias resistor at the input stage. Moreover, the gain flatness is improved by choosing an appropriate coupling coefficient of the transformer at the output. The wideband LNA is fabricated in a standard 0.18-μm CMOS process with a chip size of 0.48 mm2. With power consumption of 10.1 mW, the measured results demonstrate power gain of 11.8–13 dB, noise figures of 3.1–4.4 dB, and input/output return losses better than 10 dB from 7.9 to 12.1 GHz. Moreover, the measured input P 1dB and IIP3 is −17.2 and −8.9 dBm, respectively.