{'fraction_non_alphanumeric': 0.033797216699801194, 'fraction_numerical': 0.003976143141153081, 'mean_word_length': 5.904109589041096, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
High Performance Image Processing using TTAs

In previous ASCI papers ([1], [2]), a processor development framework for Transport Triggered Architectures (TTAs) was presented. This paper discusses the application of this framework to the design of a processor aimed at different image processing algorithms. In particular, gray-scale neighborhood operations are considered. The applicability and advantages of special function units are discussed, and the resulting processor configuration is described.