{'fraction_non_alphanumeric': 0.011210762331838564, 'fraction_numerical': 0.0, 'mean_word_length': 4.993288590604027, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Consideration of parasitic effects on buses during early IC design stages

Abstract. Complex integrated systems contain more and more on-chip components which exchange data and access memories via buses. To consider parasitic effects on bus structures during the early design phase appropriate models and wiring methods must be available. A RC-Pi model is proposed to model the load of a bus driver cell that also considers capacitive coupling between the signal lines. On the basis of simple estimations it is shown under what conditions the influence of inductance on the bus is negligible. Furthermore a method to consider inductive effects is shown. An early consideration of parasitic effects on global interconnect structures and an assertion which effects have to be considered is mandatory to effectively estimate the behavior of wires. Hence it also helps to avoid wrong assumptions.