{'fraction_non_alphanumeric': 0.023842917251051893, 'fraction_numerical': 0.008415147265077139, 'mean_word_length': 4.900826446280992, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Advanced 2D latch-up device simulation-a powerful tool during development in the pre-silicon phase

The consideration of parasitic effects like the ESD and latch-up sensitivity of a new technology in the early development phase is not yet established. Calibrated 2D simulation can be used for optimizing the technology according to these parasitic effects yielding to an area optimized protection concept and thus offering the possibility to reduce chip costs. In this paper, we present a 2D latch-up device simulation developed for use in the pre-silicon phase to get an optimized pre-silicon latch-up concept for Infineon's 0.13 /spl mu/m technology. Silicon verification shows the excellent simulation quality.