{'fraction_non_alphanumeric': 0.033967391304347824, 'fraction_numerical': 0.017663043478260868, 'mean_word_length': 4.713178294573644, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 258-GHz CMOS Transmitter with Phase-Shifting Architecture for Phased-Array Systems

This paper presents a 258-GHz CMOS transmitter with phase-shifting capability for phased-array systems targeting sixth-generation mobile network (6G). Phase shifters are inserted in local oscillator (LO) paths to limit the bandwidth required of the phase shifters. A power detector is used to detect and calibrate the phase difference between a pair of phase shifters in the two power-combined paths of the transmitter. It is fabricated using a 40-nm CMOS technology. A data rate of 16 Gb/s and output power of −6.8 dBm are achieved with quaternary phase-shift keying (QPSK). The calibration procedure of the phase shifters is verified by simulation.