{'fraction_non_alphanumeric': 0.032926829268292684, 'fraction_numerical': 0.020731707317073172, 'mean_word_length': 4.822695035460993, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A VCO-dedicated digital LDO with multi-comparator coarse loop and 1-bit ΔΣ fine loop for robust frequency generation

This paper describes a fully integrated two-stage digital low-dropout regulator (DLDO) architecture for robust frequency generation under low supply voltage. The DLDO designed for a voltage-controlled oscillator (VCO) in the phase-locked loop (PLL) provides constant or temperature-compensated supply voltage with a 1-bit Δ∑ modulated fine loop, while offering fast transient performance over load current jump with the multi-comparator coarse loop. The proposed DLDO designed in 65nm CMOS generates a noise-shaped output whose peak value is less than 1mV with a 200pF on-chip capacitor. The low dropout voltage of 50mV from a 1.0V supply is achieved with the load current ranging from 2.0μA to 13.0mA.