{'fraction_non_alphanumeric': 0.029350104821802937, 'fraction_numerical': 0.0, 'mean_word_length': 5.2894736842105265, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Parallelism for High-Performance Tsunami Simulation with FPGA: Spatial or Temporal?

To carry out fast but accurate tsunami simulation after a major earthquake, we have developed an FPGA-based custom computing machine for high-speed but low-power tsunami simulator. We design a stream processing element (SPE) which is hardware based on pipelining and data-flow for tsunami computation. This paper presents design-space exploration for spatial and temporal parallelism of SPEs.