{'fraction_non_alphanumeric': 0.024608501118568233, 'fraction_numerical': 0.011185682326621925, 'mean_word_length': 5.62962962962963, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Empirical Analytical Inductance Calculation and Inductance to DC Resistance Ratio Optimization of On-Chip Solenoid Magnetic-Core Inductors

In this paper, two empirical analytical formulas are proposed for inductance calculation of on-chip solenoid magnetic-core inductors. Compared with traditional formula, the percentage of samples achieving within 10% accuracy (compared with simulation results) is greatly improved from 17% to 94% and 65% using the proposed formulas. Based on analytical inductance calculation, on-chip solenoid magnetic-core inductors are then systematically analyzed for inductance to dc resistance ratio optimization. Results show that a magnetic core length to width ratio of over 10 is preferred. The impacts of inductance value and device area are also studied. The analytical calculation agrees well with numerical simulation, and is useful for design optimization.