{'fraction_non_alphanumeric': 0.0316622691292876, 'fraction_numerical': 0.00395778364116095, 'mean_word_length': 5.487179487179487, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Resistive switching random access memory — Materials, device, interconnects, and scaling considerations

In this paper, we review recent progresses on metal oxide resistive switching memory (RRAM). RRAM device design is explored from different aspects including oxide/electrode materials, uniformity issues, and scaling down to single-digit-nm regime. We studied the stochastic nature of resistive switching in metal oxide RRAM and revealed the physics behind switching parameter variations in HfOx-based RRAM using a 2D analytical solver. In a forward-looking analysis into the sub-10 nm regime, we investigated the impact of wordline/bitline metal wire scaling on the read/write performance, energy consumption in the cross-point memory array architecture.