{'fraction_non_alphanumeric': 0.04329896907216495, 'fraction_numerical': 0.018556701030927835, 'mean_word_length': 5.06875, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 1, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A D-Band Packaged CMOS Integrated Transmitter for MU-MIMO Applications

Growing demand for data across all communication requires an increase in both of capacity and density of back-haul point-to-point (PTP) and point-to-multipoint (PTMP) data links [1]. A D-band (110-170GHz) phased-array transceiver offers an attractive means to increase the capacity by leveraging the large available bandwidth and overcomes the high free-space path loss by adopting large array gain. Recent advances in process scaling are enabling > 100GHz transceiver implementations in low-cost CMOS technologies for commercial applications. In addition, to meet the requirements of future commercial systems above 100GHz, a low-cost and high-performance packaging platform is required. Recent publications have demonstrated high performance D-band transceivers capable of high-order and wide-bandwidth modulation [1, 2, 3, 4, 5]. However, very few are packaged or are tested with an on-chip PLL.