{'fraction_non_alphanumeric': 0.0274869109947644, 'fraction_numerical': 0.0013089005235602095, 'mean_word_length': 5.428571428571429, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Control of drain induced barrier lowering in short channel poly-Si TFTs for AMOLED displays

In this work, we investigate the impact of drain induced barrier lowering on threshold voltage variation in short channel polycrystalline silicon thin-film transistors (poly-Si TFTs). In particular, two types of modified TFT structure with short channel are designed to enhance the pixel performance for active-matrix organic light-emitting diode (AMOLED) displays. Numerical analysis combining 2-D device simulation and statistical pixel modeling shows that proposed p-type TFT structures can realize less threshold voltage deviation with high immunity of short channel effect, which is suitable for the current-driven device such as organic light-emitting diode (OLED).