{'fraction_non_alphanumeric': 0.026600985221674877, 'fraction_numerical': 0.023645320197044337, 'mean_word_length': 5.640522875816994, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Hardware design and implementation of DOA estimation algorithms for spherical array antennas

In order to meet the demands for direction of arrival (DOA) estimation in high-altitude platforms (HAPs) communication systems, a DOA estimator using field programmable gate array and digital signal processor (FPGA + DSP) hardware architecture for a 16-element spherical array on aerial platform is presented in this paper. The 16 channel received intermediate frequency (IF) signals are acquired by AD9233 at 35M samples/s, then the digital down conversion (DDC) module and IQ demodulation module are completed by using coordinate rotation digital computing (CORDIC) methods on the Altera EP3C120F780 Cyclone III FPGA, and a multiple signal classification (MUSIC) DOA estimation algorithm with sub-array divided techniques is implemented on the TI TMS320C6713 floating-point DSP. Hardware simulation shows that the proposed DOA estimator can achieve better performance in real-time computing and DOA estimation accuracy.