{'fraction_non_alphanumeric': 0.030197444831591175, 'fraction_numerical': 0.006968641114982578, 'mean_word_length': 4.5256410256410255, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Delay analysis of sub-path on fabricated chips by several path-delay tests

We propose a method to analysis the delay of the sub-path on fabricated chips by the several path-delay tests. In recent years, the process variation causes the timing faults. To detect the faults, the path-delay test is one of the most promising methods. The path-delay test checks whether the signals along the target paths in fabricated LSIs are propagated under the specified frequency. In this paper, we propose a method to analysis the delay value of the paths with path-delay tests. The proposed method consists of 1) path-delay tests for several paths, 2) estimation of the sub-path of the testing paths, and 3) expansion of the remaining path according to the resultant estimations. We confirm that our proposed method calculates the delay with about 0.05% errors empirically.