{'fraction_non_alphanumeric': 0.01778242677824268, 'fraction_numerical': 0.0041841004184100415, 'mean_word_length': 5.095541401273885, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Novel Power Plane Topology for Suppressing Parallel-Plate-Resonance Modes in High Speed Printed Circuit Boards

This paper presents a new power plane design method incorporating a single geometry derived from a unit cell of photonic band gap (PBG) structure. This method yields constantly wide suppression of parallel plate resonances from 0.9 GHz to 4.2 GHz and is proved to be very efficient to eliminate PCB resonances in a specified frequency region to provide effective suppression of simultaneous switching noise (SSN). It is shown that with only two cells the propagation of unwanted high frequency noise is effectively suppressed, while it could provide continuous return signal path. The measured results agree very well with theoretically predicted ones, and confirm that the proposed method is effective to reduce EMI, as well as to ensure signal integrity (SI) issues. The proposed topology is suitable for design of high speed digital system