{'fraction_non_alphanumeric': 0.0189328743545611, 'fraction_numerical': 0.022375215146299483, 'mean_word_length': 5.0625, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A method of varactor capacitance modulation reduction in CMOS LC-VCOs

A method of varactor capacitance modulation reduction is proposed based on the varactor elements with different degrees of nonlinearity. Two fully integrated LC-voltage-controlled oscillators (VCOs) were fabricated in CMOS technology. VCO1 has a traditional varactor configuration whereas VCO2 utilized the proposed linearization method. VCO2 exhibits an average of 10 dB phase noise improvement at 100 kHz offset across the tuning range around a 4 GHz carrier. Each VCO consumes 20 mA at 1.8 V supply voltage.