{'fraction_non_alphanumeric': 0.012345679012345678, 'fraction_numerical': 0.0, 'mean_word_length': 4.946666666666666, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Optimum Bandwidth Usage In Digital Coincidence Detection For PET

In positron emission tomographs (PET), the ratio of time coincident events to single events is less than one out of twenty. A significant reduction in the bandwidth necessary to transmit the coincident events to a histogramming circuit can be achieved by using this fact. Since the coincident events occur randomly, there is a finite chance that no coincident events occur within a clock cycle. We present an architecture that uses the vacant clock cycles to transmit any extra events that occur during non-zero clock cycles. An analysis of this architecture along with a Monte Carlo simulation show that a reduction in complexity can be achieved while maintaining virtually no event loss at coincidence rates near channel saturation. This architecture has been implemented in a VLSI gate array and is presented in the paper.