{'fraction_non_alphanumeric': 0.03345388788426763, 'fraction_numerical': 0.0189873417721519, 'mean_word_length': 4.9837837837837835, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Characterization of Chip-Scale Atomic Clock for GNSS navigation solutions

Chip Scale Atomic Clocks are a recently developed technology, that used together with a GNSS receiver helps to improve the performance of GNSS navigation solutions in some particular conditions [1]. Current GNSS receivers include a Temperature Compensated Cristal Oscillator (TCXO) clock which is characterized by a short term stability (τ = 1 second) of 2·10-9 seconds that leads to an error of 0.6 meters in pseudorange measurements. While a Chip Scale Atomic Clock (CSAC) [1] has a stability (τ = 1 second) of 2.5·10-10 seconds that implies a range error of 0.075 meters. The use of TCXO forces the inclusion of a time parameter in the navigation algorithms, which reduces the positioning performance in poor satellite constellation conditions, reflected in the Dilution of Precision (DoP) values [2]. The aim of the study presented on this paper is to characterize the impact of the Cesium Atomic clocks technology, specifically a CSAC clock, in high-grade GNSS receivers by evaluating the position scattering and the holdover.