{'fraction_non_alphanumeric': 0.02247191011235955, 'fraction_numerical': 0.0, 'mean_word_length': 5.796610169491525, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Ultra-low voltage VLSI: are we there yet?

Aggressively scaled supply voltage has been touted as one of the most powerful mechanisms for improving reliability and reducing power consumption in nanometer technologies. Sophisticated adaptive power management techniques vary supply voltage from nominal to ultra-low values to implement adaptive VLSI systems that gracefully respond to varying workload demands for improved energy efficiency. Unfortunately, ultra-low voltage (sub-volt for current technologies) operation has been constrained by performance limitations. In this paper, the current state of low-voltage VLSI design is evaluated; techniques for maintaining acceptable throughputs at ultra-low voltages are reviewed; and trends and prospects for ultra-low voltage VLSI systems are presented