{'fraction_non_alphanumeric': 0.02564102564102564, 'fraction_numerical': 0.0, 'mean_word_length': 5.594594594594595, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Synthesis of provably-correct hardware with options

This paper describes a formal high-level synthesis framework that is used to automatically generate provably-correct hardware from high-level, behavioural, algorithmic program code, with options of memory use and target FSM+datapath configurations. The correctness of the generated hardware accelerators is ensured by the use of compiler-generator and logic programming techniques. Internal, on-chip or external, shared memory use, as well as generation of massively-parallel or classic FSM+datapath can be selected via the use of compilation options. The required I/O and memory interfaces and communication handshake protocols are automatically generated by the hardware compiler. The generated hardware states are optimized with the use of the PARCS (resource-constrained) algorithm. The suitability of the presented design framework is proven with a number of test benchmarks including a MPEG video compression design.