{'fraction_non_alphanumeric': 0.015321756894790603, 'fraction_numerical': 0.0, 'mean_word_length': 5.712328767123288, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Efficient simulation of interconnect and mixed analog-digital circuits in ACES

Adaptively Controlled Explicit Simulation (ACES) is a new timing simulation technique for the analysis of integrated circuits and systems. This paper describes various techniques for the enhancement of ACES to the simulation of analog, mixed analog-digital and interconnect circuits. Firstly, the use of AWE macromodels in ACES is proposed for efficient and accurate simulation of interconnect circuits with nonlinear terminations. Circuit topology constraints are removed in ACES by using efficient techniques for the simulation of loops of capacitors and floating capacitors. The use of variable accuracy device models is proposed for accurate simulation of analog and mixed analog/digital circuits. These enhancements make ACES an efficient solution to problems previously regarded as domain of conventional circuit simulators, like SPICE, which are too expensive for most practical applications.