{'fraction_non_alphanumeric': 0.019202363367799114, 'fraction_numerical': 0.013293943870014771, 'mean_word_length': 5.163636363636364, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA-based implementation of hardware technology on Generic Algorithms

The research on generic algorithms is usually focused on software implement, which is always restricted in terms of high real-time by computer system because it is a serial calculation. This paper introduces a hardware structure on FPGA-based generic algorithms, which programmed by VHDL language. All modules compilation and simulation were performed by Altera Quartussquare 5.0 and were tested on EPIK100QC208-3. The experimental results show that the design achieves the required functions. At the end of this paper, a new idea of paralleled and pipelined hardware structure based on FPGA is presented.