{'fraction_non_alphanumeric': 0.01876675603217158, 'fraction_numerical': 0.005361930294906166, 'mean_word_length': 5.277310924369748, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Hardware acceleration scheme of Compressed Position Report based on FPGA

To solve the problems of poor real-time performance and high cost of complex test equipment structure of the existing implementation scheme of CPR coding in 1090ES data chain, an FPGA-based implementation method of CPR coding is proposed. The accelerated coding RTL circuit for single-precision floating-point data is designed using Verilog HDL, simulated by Altera-Modelsim, and compared with the traditional coding method to prove the advantages of the method in terms of computing speed and accuracy. The method is of great significance in improving coding efficiency, reducing device cost, and reducing size, and laying the foundation for specialized ASIC chip design.