{'fraction_non_alphanumeric': 0.030418250950570342, 'fraction_numerical': 0.0076045627376425855, 'mean_word_length': 4.982954545454546, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Correlation between MOSFETs breakdown and 4H-SiC epitaxial defects

In this work, the breakdown of 4H-SiC MOSFETs was correlated with the presence of different crystalline defects in the 4H-SiC epitaxial layer. First, in a wafer level characterization, the devices not working at t = 0 s showed the presence of down-falls and were discarded. Then, the Fowler-Nordheim (FN) gate bias conduction was used to screen the remaining packaged MOSFETs. In particular, the devices failing under high temperature gate bias (HTGB) stress exhibited an anomalous FN behavior and the presence of a surface bump. Finally, a threading dislocation (TD) was systematically found at the breakdown location during high temperature reverse bias (HTRB) stress. Scanning probe microscopy (SPM) techniques revealed the increase of the minority carrier concentration close to the defect up to 13 orders of magnitude larger than in the ideal 4H-SiC epitaxial layer. In this way, the key role of the TD in the dielectric breakdown of 4H-SiC MOSFET was unambiguously demonstrated.