{'fraction_non_alphanumeric': 0.0222007722007722, 'fraction_numerical': 0.0, 'mean_word_length': 6.006756756756757, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

Reconfigurable computing is being used to achieve high speed of application specific integrated circuits (ASICs), on the one hand, and the flexibility of the general purpose processors (GPPs), on the other. However, due to the requirement of multiple reconfigurations to complete a computation, the reconfiguration overhead might degrade the performance of the system. In order to avoid excessive reconfiguration, this paper presents an intelligent reconfigurable instruction set processor (IRISP). The proposed processor is based on an Intelligent computational analyzer unit (ICAU), which intelligently analyzes and compares the newly required configuration with that of the existing configuration of the processor and makes it possible to reuse maximum of the existing resources, while reconfiguring only the required resources. It has been shown that the intelligent reutilization of the existing resources significantly improves the performance of the processor.