{'fraction_non_alphanumeric': 0.0215311004784689, 'fraction_numerical': 0.0, 'mean_word_length': 4.894366197183099, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An approach to modeling clock tree of a complex system-on-chip

Clock tree of a complex system-on-chip is modeled across different design stages independently, resulting in multiplication of time and effort needed to develop clock tree models. Model-based design is an emerging methodology that can improve the efficiency, time, and cost of a system design. We propose an approach to modeling clock tree of a complex system-on-chip by exploiting patterns in hardware architectures. Based on patterns, we create parametrized models of clocks which are represented in the form of a template. The specification of a clock consists of specifying parameter values for the template model. The modeling approach is used to generate clock tree models for a variety of design activities including system-level models for power management design.