{'fraction_non_alphanumeric': 0.012168141592920354, 'fraction_numerical': 0.0, 'mean_word_length': 5.557971014492754, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Parallel Programming and Its Architectures Based on Data Access Separated Algorithm Kernels

A novel master-multi-SIMD architecture and its kernel template based parallel programming flow is introduced as a parallel signal processing platform. The name of the platform is ePUMA embedded Parallel DSP processor architecture with Unique Memory Access. The essential technology is to separate data accessing kernels from arithmetic computing kernels so that the run-time cost of data access can be minimized by running it in parallel with algorithm computing. The SIMD memory subsystem architecture based on the proposed flow dramatically improves the total computing performance. The hardware system and programming flow introduced in this article will primarily aim at low-power high-performance embedded parallel computing with low silicon cost for communications and similar real-time signal processing.