{'fraction_non_alphanumeric': 0.016968325791855202, 'fraction_numerical': 0.004524886877828055, 'mean_word_length': 5.604477611940299, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Localized thermal effect of sub-16nm FinFET technologies and its impact on circuit reliability designs and methodologies

Localized Thermal Effect (LTE, i.e. self-heating) is one of the greatest reliability concerns of FinFET technologies. This paper introduced some new reliability design methodologies for aging and electromigration to address the LTE effects at circuit level. An industry level PLL circuit designed on a leading foundry's sub-16nm FinFET process was applied with the new methodologies to analyze the LTE impacts on the circuit reliability. The results not only showed very different behaviors and impacts of temperature accelerated degradations on circuit performance and functionality with and without comprehending LTE effects, but also demonstrated the effectiveness of the new LTE-aware design for reliability methodologies developed and deployed at Hisilicon.