{'fraction_non_alphanumeric': 0.00830367734282325, 'fraction_numerical': 0.0, 'mean_word_length': 4.552631578947368, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Cost model analysis of DFT based fault tolerant SOC designs

A lot of emphasis has been placed on the test cost of chips and a variety of models have been proposed in the literature. However they do not include the fault tolerance consideration. Existing models are incomplete by the fact that most do not take into account the costs involved once the chip reaches the market. This paper addresses these limitations by introducing the cost model for a fault tolerant system taking into account the reliability factor of a system. This model can help designers analyze the need for a fault tolerant system and its feasibility in the industry. This paper models the costs involved during the life cycle of a chip. Two case studies using the proposed model are presented in order to substantiate the need to put fault tolerant designs into chips.