{'fraction_non_alphanumeric': 0.0199203187250996, 'fraction_numerical': 0.006640106241699867, 'mean_word_length': 5.130081300813008, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Designing fibre channel fabrics

The fibre channel standard, developed by the ANSI X3T9.3 task group, defines a serial I/O channel for interconnecting a number of peripheral devices and computer systems. In this paper we consider how fibre channel switches can be cascaded to form a fibre channel fabric. We begin with an analytical model of topology performance that provides a theoretical upper bound on fabric performance and a method for the practical evaluation of fabric topologies. Next, we present simulation results for a single fibre channel switch having 16 ports and a specific high-level architecture. Finally, we consider cascades of this switch, and discuss some subtleties, such as different routing strategies, deadlocks and unfairness.