{'fraction_non_alphanumeric': 0.008064516129032258, 'fraction_numerical': 0.0, 'mean_word_length': 5.952, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
VLSI implementation of Piecewise Approximated antilogarithmic converter

Applications such as signal and image processing require a dedicated hardware unit for logarithmic conversion due to the large delay involved in software techniques which make them unsuitable for real time applications. In this paper, Piecewise Approximation approach based on Linear Programming technique has been proposed for antilogarithmic converter design, which achieves minimum total relative approximation error due to optimized coefficients obtained. Multipliers have been avoided in the design by utilizing shifters and adders which reduces design complexity. Hardware efficiency and high speed operation are feasible using a small LUT to store the coefficient values. The area and power requirements have been analyzed for the VLSI implementation using Cadence Encounter RTL compiler.