{'fraction_non_alphanumeric': 0.026892430278884463, 'fraction_numerical': 0.0069721115537848604, 'mean_word_length': 5.017964071856287, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Architecting STT Last-Level-Cache for performance and energy improvement

Spin Transfer Torque Random Access Memory (STT-RAM) is a promising alternative to DRAM memory for Last-Level-Cache due to low leakage power and the absence of refresh energy. Recent research has illustrated the performance and energy benefits of STT-RAM over DRAM memory via reducing the number of row buffer conflicts. However, state-of-the-art techniques do not fully exploit the cache access patterns which can lead to a reduced performance and energy efficiency. We therefore propose two row buffer bypass policies and an alternative row buffer organization to reduce the number of row buffer conflicts in STT-RAM based Last-Level-Cache architectures. We evaluate our policies and organization for different combinations of SPEC2006 benchmarks and compare their performance and energy with recent proposal for STT-RAM based memory. Our proposal reduces the average energy consumption by 19.5% compared to the state-of-the-art.