{'fraction_non_alphanumeric': 0.03460207612456748, 'fraction_numerical': 0.0, 'mean_word_length': 4.6, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design of a GALS-NoC Using Soft-cores on FPGAs

In this paper, we propose a Globally-Asynchronous Locally-Synchronous Network-on-Chip (GALS-NoC) architecture for FPGAs. Each node in the proposed GALS-NoC is based on a soft-core processor for FPGAs. Each node also has a local clock generator with a clock gating circuit to reduce power consumption of nodes. The asynchronous network in the proposed GALS-NoC is based on MouseTrap. In addition to the proposed GALS-NoC, we propose three functions which control data transfers and distribution of local clock signal at application level. Moreover, we propose a design method for the proposed GALS-NoC using a design support tool set for FPGAs. In the experiments, we evaluate the execution time, power consumption, and energy consumption of the proposed GALS-NoC comparing with a single-clock NoC and a multi-clock NoC.