{'fraction_non_alphanumeric': 0.01953125, 'fraction_numerical': 0.0026041666666666665, 'mean_word_length': 5.408333333333333, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Influence of different layout styles on the performance of the calibration of an on-chip programmable voltage reference

This paper presents an on-chip programmable voltage reference circuit whereat the main block, the switchable resistor array, was realized using four different layout styles. These different layouts, which result in different complexity and chip area consumptions, are analyzed regarding the influence on the calibration performance of the voltage reference circuit. Although a slight difference can be measured, there is no clear preference for one of the four layout versions. In contrast to the much smaller chip area of the more or less lumped approach (lay3) the distributed approach (lay0) shows only slight advantages in circuit performance.