{'fraction_non_alphanumeric': 0.03821656050955414, 'fraction_numerical': 0.0, 'mean_word_length': 4.718181818181818, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Latch-up in FinFET technologies

Low-power FinFET technologies pose new challenges for latch-up safe design. Downscaling of the feature size causes significant drop of the trigger current and holding voltage in the latch-up (LU) victims (standard-cell logic). It is accompanied by an increase of resistance in the wells and tap-connections. The increase of well resistance causes a drop in the efficiency of latch-up guard-rings around aggressors (diffusion at IO). Weak victims and inefficient guard-rings boost the latch-up hazard in FinFET, compared to a planar process. New strategies for latch-up safe design are described.