{'fraction_non_alphanumeric': 0.03125, 'fraction_numerical': 0.0, 'mean_word_length': 5.626436781609195, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Run-Time Reconfigurable System-on-Chip

This paper introduces a novel architecture that is targeted for adaptive embedded system applications, such as telerobotics, space navigation and wireless hot-spot access points. All these applications consist of static (i.e. known) hard and soft realtime constraints, as well as dynamic (i.e. unknown and unpredictable) environment conditions, hence require the predictability of fixed hardware resources, along with the adaptability of programmable hardware devices. The proposed embedded system consists of a soft-core fixed microprocessor and a reconfigurable co-processor. The latter utilizes Run-Time Reconfiguration (RTR) functionality in order to respond to the changing environment inputs, while the former guarantees meeting soft and hard deadlines in order to achieve the intended system functionality. The Reconfigurable Processor Unit (RPU) allows for the simultaneous execution of multiple hardware functional units, by exploiting a Just-In-Time (JIT) compiler in order to maintain hardware and software flow synchronization. However, the JIT compiler description is outside the scope of this paper