{'fraction_non_alphanumeric': 0.018612521150592216, 'fraction_numerical': 0.0, 'mean_word_length': 5.2592592592592595, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A complete characterization of path delay faults through stuck-at faults

A complete one-to-one characterization of path delay fault testability for a combinational circuit is presented in terms of testability of stuck-at faults in an equivalent unfolded circuit. The unfolded circuit is obtained simply by replicating the cone feeding each internal fanout stem line, thereby making it internally fanout free. Unfolding preserves both functional, and structural characteristics of the original circuit. Earlier results describing correlation of path delay and stuck-at faults are either incomplete, or use a complex model of equivalent circuit based on timing parameters. We show that a path delay fault (rising or falling) is testable if certain single or multiple stuck-at fault in the equivalent circuit is testable. Thus, all aspects of path delay faults related to testability under various classification schemes are interpreted using the stuck-at fault model alone in the unfolded circuit. The results unify most of the existing concepts, provide a better understanding of path delay faults in logic circuits, and have potential applications in identification of false paths.