{'fraction_non_alphanumeric': 0.018891687657430732, 'fraction_numerical': 0.0, 'mean_word_length': 5.115384615384615, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Technique for frequency transfer over packet networks

This paper describes the design and performance analysis of a new approach for frequency synchronization over packet networks. The technique which includes a digital phase-locked loop (DPLL) is timestamp-based and involves a transmitter clock sending periodically an explicit time indication or timestamp to the receiver so that it can synchronize its local clock to that of the transmitter. The digital oscillator used in the PLL is a divide-by-N counter type oscillator (DNCO). We explain how the DPLL can be designed using standard control theory concepts and show how the DPLL performs in the presence of network perturbations like packet delay variations (PDV) which is the main source of clock errors in packet-based synchronization.