{'fraction_non_alphanumeric': 0.021422450728363324, 'fraction_numerical': 0.011996572407883462, 'mean_word_length': 5.994011976047904, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Efficient fast convolution architectures for convolutional neural network

Due to the world-wide interests on artificial intelligence, many acceleration architectures for convolutional neural network (CNN) have been proposed recently. However, few of them focus on reducing convolution computation strength. In this paper, we first present fast convolution algorithm and its matrix form. Then based on the fast convolution algorithm, a fully parallel architecture with high throughput is proposed. To further increase efficiency and reduce computation redundancy, output data reuse scheme corresponding to CNN is also considered by introducing affordable adders and buffers. The hardware implementation and complexity comparison are conducted among different convolution architectures. Implementation results on Zynq XC7Z045 platform demonstrate the effectiveness of proposed fast convolution architectures in the reduction of complexity. Compared to conventional 2-D convolver, our 3-parallel fast convolution filter reduces 28% hardware resources and improves throughput by 17%. After deploying data reuse scheme, our fast convolution architecture is 10.56× faster.