{'fraction_non_alphanumeric': 0.021653543307086614, 'fraction_numerical': 0.0013123359580052493, 'mean_word_length': 5.275720164609053, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA implementation of a coherent SOQPSK-TG demodulator

In this paper, we present a hardware implementation of a demodulator for shaped offset quadrature phase shift keying, telemetry group version (SOQPSK-TG). The demodulator is implemented based on maximum likelihood sequence detection of SOQPSK using the soft-output Viterbi algorithm (SOVA). Symbol timing and carrier phase recovery are fundamental operations required for the best symbol detection. We describe how to generate time and phase error signals from the SOVA which are fed in two separate discrete phase locked loops (PLLs). The PLLs work along with other blocks including a down converter, matched filters and the SOVA in order to provide optimal sequence detection of the received signal from analog to digital converter. Additionally, the SOVA provides output reliabilities for the detected bits which can be used by iterative error correction schemes such as low-density parity-check (LDPC) codes. Moreover, we propose a simplified implementation of the SOVA based on the two-traceback method which reduces the overall size of the demodulator by 25%. The simplification causes a slight degradation in the output reliabilities which is examined by LDPC decoding of its output. The demodulator is targeted for field programmable gate arrays (FPGAs) which provide us with flexibility and rapid prototyping. Finally, the FPGA performance and utilization results along with bit error rate performance of both demodulator and LDPC coded system are presented.