{'fraction_non_alphanumeric': 0.02631578947368421, 'fraction_numerical': 0.0005720823798627002, 'mean_word_length': 5.336956521739131, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Circuit-Level Simulation of a CNTFET With Unevenly Positioned CNTs by Linear Programming

The carbon nanotube field-effect transistor (CNTFET) has been advocated as one of the possible alternatives to replace the MOSFET. Some of the likely defect types that may occur in its manufacturing process are the presence of undeposited CNTs and the change in CNT diameter. Existing simulation models are inadequate to assess the effect of undeposited CNTs, due to the limitation in representing these CNT defects for circuit-level simulation and the high execution complexity. In this paper, a new method to evaluate CNTFETs with uneven spacing between CNTs (such as due to undeposited CNTs as defects) for circuit-level simulation is proposed; it is based on an equivalence relationship in some key performance metrics (current and gate capacitance) between CNTFETs with evenly/unevenly positioned CNTs. This relationship requires the adjustment of different parameters of the CNTFET. Using existing CNTFET models (based on MATLAB and HSPICE), linear programming is utilized to find the values of the relevant parameters (number, pitch, doping level, and chirality) of the simulation tools. The equivalence relationship is then established for circuit-level simulation. Different performance metrics (delay and energy) are presented for a five-stage fan-out-of-four inverter chain, under the conditions of evenly and unevenly positioned CNTs in the CNTFET. Computational requirements (such as simulation time and memory usage) of the proposed approach are reported; it is shown that the equivalence relation by adjusting the required parameters and the circuit-level evaluation of the CNTFET is computationally possible at a modest error (6% on average).