{'fraction_non_alphanumeric': 0.012129380053908356, 'fraction_numerical': 0.0, 'mean_word_length': 5.296610169491525, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Reduction of Glitch Interference in FPGA Design

The cause of generating glitch during the use of FPGA for designing electronic system is discussed. Signals have certain delay when passing through the FPGA device, thereby making the combinational logic output to generate sequencing, and some incorrect glitch signals could be generated, which affect the stability of the circuit. The article proposes that methods of gray code, delay method and synchronous circuit can be adopted to reduce glitch interference in FPGA design from the aspects of software and hardware, the above method is comprehensively used in designing electronic design to ensure that the system is not affected by glitch, thereby improving the reliability of the system.