{'fraction_non_alphanumeric': 0.026068821689259645, 'fraction_numerical': 0.0, 'mean_word_length': 5.233766233766234, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Robust simulation for the hysteresis phenomena of SOI MOSFET's by quasi-transient method

Device simulation of SOI MOSFET's has several difficulties originating from the floating body features. One of them is numerical instability of the solution of carrier densities in channel region due to the floating body effect, which is unlike the conventional MOSFET's. Another problem is physical possibility of multiple solutions even at the same bias condition, which results in the hysteresis characteristics such as Single-Transistor Latch (STL) phenomena. To improve robustness of SOI simulation, we have developed a Quasi-Transient (QT) method for static (DC) mode analysis, and showed that fast and stable DC analysis is realized in device simulation of SOI MOSFET's. In this paper, we show that the STL phenomena of SOI MOSFET's are successfully simulated with the QT method for analysing floating body and parasitic bipolar effects of thin-film SOI devices.