{'fraction_non_alphanumeric': 0.017528483786152498, 'fraction_numerical': 0.006134969325153374, 'mean_word_length': 5.415730337078652, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design of low power, area efficient and high speed approximate adders for inexact computing

In most digital signal processing (DSP) applications like image processing and speech processing, human beings can collect useful information from slightly inexact outputs. This type of computing is referred as inexact computing which does not provide exactly correct numerical outputs. Inexact computing uses approximate circuits rather than exact circuits to perform the computations. Approximate circuits consume less power, require less number of transistors and have less propagation delay than exact circuits. Approximate adder is the building block of inexact computing for DSP applications. This paper presents a design of a 32-Bit approximate adder which has low power consumption and requires less number of transistors than existing approximate adders. The proposed approximate adder has power savings of 8% for 32-Bit as compared to existing designs. The proposed adder has significant reduction in area (number of transistors) than existing designs. All the circuits have been simulated in Cadence Virtuoso tool using 45-nm technology.