{'fraction_non_alphanumeric': 0.022357723577235773, 'fraction_numerical': 0.012195121951219513, 'mean_word_length': 4.863095238095238, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 500MSPS 8-bit ADC Card based on Time-interleaving Technique

Time interleaving technique is a significant trend in performance enhancement for high-speed ADC systems. This paper presents an ADC card based on time-interleaving technique. The system uses two 8-bit ADCs in parallel. Each ADC can sample at 250 MHz and the total sampling speed will theoretically becomes 500 MSPS. In an approach to increase the system's performance, a calibration algorithm is developed to suppress spurs due to channel mismatches. This paper is also concerning hardware design features that give the system good performance and practicality. A VGA amplifier provides the system with programmable full scale range adjustment. Up to 1 Gbit data buffering solution is applied using a high bandwidth, low cost DDR-SDRAM. And the utility of FPGA, in which LVDS receiver, DDR-SDRAM controller and PCI controller are implemented, simplifies the circuit and brings down power consumption as well as the cost.