{'fraction_non_alphanumeric': 0.018805309734513276, 'fraction_numerical': 0.00331858407079646, 'mean_word_length': 5.198630136986301, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An efficient FFT processor for ADSL applications

Asymmetric digital subscriber line (ADSL) technology is a discrete multitone modulation (DMT) scheme that provides high data rate, broadband Internet access over traditional phone lines. This technology utilizes the fast Fourier transform (FFT) to extract data contained in the discrete frequency bins. Using the traditional FFT implementation for a G.dmt application is prohibitive in terms of the total execution time. Increasing the system clock speed proves costly both in terms of silicon area and power consumption. This paper presents a novel FFT approach that greatly reduces the execution cycle time. The new FFT architecture, called the complex FFT processor, incorporates design techniques such as real folding and merged arithmetic to achieve up to a factor of 4 improvement in performance with a factor of about 1.5 increase in silicon area.