{'fraction_non_alphanumeric': 0.017654476670870115, 'fraction_numerical': 0.0, 'mean_word_length': 5.352, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Digital hardware organization course for SoC program

In this paper we describe our approach towards the second level digital techniques course suited for System-on-Chip (SoC) oriented curriculum. Due to enhanced utilization of synthesis techniques and higher level block-oriented design, new requirements for digital hardware design are set up. Our working hypothesis is that the course focus needs to be in a systematic working set based on general transformation and refinements are more important than a presentation of detailed and specific target solutions. Thus the student should master the methodology and understand the underlying principles, which will enable him or her, to utilize more effectively the advanced VHDL synthesis techniques, which are covered in the follow-up course.