{'fraction_non_alphanumeric': 0.03023758099352052, 'fraction_numerical': 0.0, 'mean_word_length': 5.823529411764706, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Co-optimizing signaling protocol with semiconductor and packaging technology

In a chiplet/dielet ecosystem, the system designer needs guidance in selecting the physical layer (PHY) most suitable for inter-die communication. In this paper, we propose a cost function and optimization methodology, that accounts for necessary packaging, fabrication, and electrical factors affecting the PHY selection, and utilize it to evaluate a processor-memory design scenario.