{'fraction_non_alphanumeric': 0.03990610328638498, 'fraction_numerical': 0.03286384976525822, 'mean_word_length': 4.618421052631579, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Self-Timed Ring Based Time-to-Digital Converter on FPGA

Time-to-digital converters (TDCs) are critical for systems that need accurate time measurements. This paper presents a self-timed ring (STR) based TDC on FPGA. The TDC is implemented on Xilinx Virtex XC5VLX50T FPGA. Through manual placement and routing, a 61-stage STR based TDC is implemented which can achieve 22.2ps resolution consuming 585 LUTs and 265 registers.