{'fraction_non_alphanumeric': 0.0171990171990172, 'fraction_numerical': 0.0, 'mean_word_length': 5.848739495798319, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A high performance SoPC based digital receiver for monopulse tracking radar

In this paper, a system on programmable chip (SoPC) based implementation of digital receiver for monopulse tracking radar applications applying linear frequency modulation (LFM) signal is given. In order to meet the increased requirements of system miniaturization and low power consumption, the system function will be partitioned into several time-division stages with software or hardware implementation ways respectively, and an optimized processing structure in field programmable gate array (FPGA) is proposed to integrate all the processing procedure into single FPGA chip. In the verification part, the field experimental results indicate the validity of the system design and engineering applicability of the proposed structure.