{'fraction_non_alphanumeric': 0.02654867256637168, 'fraction_numerical': 0.011799410029498525, 'mean_word_length': 5.0625, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing

Time-based circuit design is becoming increasingly popular due to its ability to overcome the challenges imposed by technology scaling such as supply voltage reduction and finite output impedance. In this paper, we present synchronous circuit techniques for the design of discrete-time time-mode filters based on the operational simulation of LC ladders or a cascade of bilinear/biquads. Operating with a 130-kHz clock frequency, two low-pass filter prototypes have been constructed in a 1.2-V, 130-nm IBM CMOS process. The measurements confirm the validity of the proposed approach.