{'fraction_non_alphanumeric': 0.026634382566585957, 'fraction_numerical': 0.01937046004842615, 'mean_word_length': 4.513333333333334, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Without a reference clock wide tuning range clock and data recovery circuit

This paper describes the design and fabrication of a clock and data recovery circuit (CDR). This clock and data recovery circuit utilizes a linear phase detector (PD) and full-rate frequency detector (FD), a self-biased ring voltage controlled oscillator (VCO). The proposed CDR can also remove virtually all of the process technology and environmental variability by using a self-biasing method. The proposed CDR circuit can achieve a wide acquisition range without using the reference clock. A ring VCO used in this CDR circuit has a wide operating frequency range of 250 MHz to 2.0 GHz. The CDR circuit has been fabricated in a standard 0.18µm CMOS technology. It occupies an active area of 1 x 1mm2 and consumes 120 mW from a single 1.8V supply.