{'fraction_non_alphanumeric': 0.04072398190045249, 'fraction_numerical': 0.033182503770739065, 'mean_word_length': 4.627118644067797, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A pipelined SAR ADC with loading-separating technique in 90-nm CMOS technology

This paper presents a 12-bit 50-MS/s pipelined SAR analog-to-digital converter (ADC) with loading-separating technique. The proposed loading-separating technique relaxes output loading of multiplying digital-to-analog converter (MDAC) and increases the time budget of bit cycling for the 2nd stage. In addition, a split-path amplification MDAC is proposed to enhance amplifier's gain and bandwidth. The ADC core occupies an active area of 0.27 mm2 in TSMC 90-nm 1P9M CMOS process. The measured results show that the proposed ADC achieves 63.56 dB SNDR with 2.17 mW power consumption.