{'fraction_non_alphanumeric': 0.019704433497536946, 'fraction_numerical': 0.0012315270935960591, 'mean_word_length': 5.4015748031496065, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A masked Correlated Power Noise Generator use as a second order DPA countermeasure to secure hardware AES cipher

In this paper, authors propose a new Second Order Differential Power Analysis (SO-DPA) countermeasure for AES cipher. While published results for SO-DPA are proposing multiple masking solutions and the design of two independent True Random Number Generator (TRNG), the proposed design in this paper uses only one TRNG and combines a simple masking solution with the Correlated Power Noise generator (CPNG) countermeasure. This design optimization led to silicon area overhead reduction by 4% without including the area of the TRNG. Experimental results of FPGA-based hardware implementation are presented to highlight the robustness of the proposed design and its reduced complexity implementation.