{'fraction_non_alphanumeric': 0.03694267515923567, 'fraction_numerical': 0.02929936305732484, 'mean_word_length': 4.535211267605634, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A CMOS Delay-Locked Loop Based Frequency Multiplier for Wide-range Operation

A CMOS delay-locked loop based frequency multiplier is presented. The proposed frequency multiplier can multiply the frequency of input signal without a jitter accumulation problem. Multiplication factor N/2 (N=integer) of the proposed frequency multiplier can be chosen easily according to the number of delay cell and the cascade stage of the multiplier sub-circuits. The frequency mutiplier is simulated using tsmc 0.18 μm CMOS process parameters. The DLL-based frequency multiplier can be operated from 232-MHz to 1.5-GHz with 1.8V supply. The power consumption in the proposed frequency multiplier is 2.215-mW, The DLL core locked time is 4-μs, at 250-MHz. The cycle to cycle jitter of DLL is 10.41-ps.