{'fraction_non_alphanumeric': 0.03850385038503851, 'fraction_numerical': 0.007700770077007701, 'mean_word_length': 5.232876712328767, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Narrow Width and Length Dependence of SiGe and Sallow-Trench-Isolation Stress Induced Defects in 45 nm p-Type Metal–Oxide–Semiconductor Field-Effect Transistors with Strained SiGe Source/Drain

The effects of mechanical stress induced by both a strained SiGe source/drain (S/D) and shallow-trench-isolation (STI) on interface states in 45 nm p-type metal–oxide–semiconductor field-effect transistors (PMOSFETs) were studied in detail. An improved low gate-leakage gated-diode measurement was applied to the investigation of total induced defects. As channel width was scaled down, total defect density decreased markedly with decreasing channel length to a value less than 0.24 µm. It was opposite to the increase with decreasing channel length in conventional deep-submicron devices without SiGe S/D. The mechanism was also analyzed and proven by technology computer aided design package (T-CAD) simulations.