{'fraction_non_alphanumeric': 0.028291621327529923, 'fraction_numerical': 0.002176278563656148, 'mean_word_length': 5.814814814814815, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Comparative analysis of the robustness of master-slave flip-flops against variations

In this paper, the variation of performance and robustness against hold time violations are investigated for various representative Master-Slave flip-flops. The analysis explicitly considers process, voltage, temperature, clock slope variations. Their relative contribution to the overall variability budget is also studied. Results in 65-nm CMOS technology provide a quantitative understanding of the importance of each contribution, while including the very important impact of layout parasitics. From a design perspective, results are useful to preliminarily define the variability budget for min/max-delay violations (e.g., to preliminarily set the corresponding clock uncertainty in automated design flows), identify the most critical variability contributions, and select the most suitable flip-flop for a targeted application.