{'fraction_non_alphanumeric': 0.020710059171597635, 'fraction_numerical': 0.0029585798816568047, 'mean_word_length': 5.327102803738318, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Algorithms for Automatic Transistor Sizing in CMOS Digital Circuits

This paper describes the algorithms for automatic transistor sizing (determination of device width and length) of CMOS digital circuits. In CMOS circuits, since power dissipation is small and not a limiting factor, the sizing algorithm is geared toward minimizing area. The program XTRAS (Xerox TRAnsistor Sizing Program) which determines transistor sizes as well as calculates path delays is described. Equations for the calculation of gate area, node capacitances, and rise and fall delays are given. Example circuits sized using XTRAS are compared and found to be within 10% of SPICE circuit simulations.