{'fraction_non_alphanumeric': 0.03229398663697105, 'fraction_numerical': 0.0011135857461024498, 'mean_word_length': 4.953642384105961, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
ISTA: An embedded architecture for post-silicon validation in processors

In this paper, we present a new architecture for post-silicon validation called ISTA, Internal Signal Trace Analysis. The objective of ISTA is to give the bug location, including the occurring time and place, during post-silicon validation. ISTA consists of an Error Detector, several hardware probes called Signal Trace Probes (STPs) which are embedded in the chip, and an off-chip Instruction Set Simulator (ISS). During post-silicon validation, the information acquired by STPs is analyzed to detect whether an error has occurred and if occurred, give the occurring time and place of the bug. ISTA offers us the ability to detect errors and locate bugs at real-time, fault-tolerant debug, great debug flexibility, and some other advantages. Synthesis results show that the hardware cost of ISTA is at a reasonable level.1