{'fraction_non_alphanumeric': 0.027412280701754384, 'fraction_numerical': 0.0, 'mean_word_length': 5.2534246575342465, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Performance Analysis of an Embedded Chipset on a Multi-screen based Automotive Applications Environment

There is a growing need for a System-on-Chip (SoC) targeting in-vehicle infotainment (IVI) and advanced driver assistance system (ADAS) products. SoC is superior to multi-chip systems in terms of space efficiency and has the advantage of minimizing power consumption. However, since different kinds of operations are done on a single chip, individual devices may do not achieve expected performance. Therefore, the purpose of this study is to examine the performance issue of an embedded chipset in the multi-screen-based automotive scenario. We observe two performance anomalies of shared resources and quantitatively analyze them using synthetic workload. From experimental results, we derive that performance can be maximized by only co-balancing CPU and GPU workload of given task sets' resource demand.