{'fraction_non_alphanumeric': 0.03805774278215223, 'fraction_numerical': 0.01706036745406824, 'mean_word_length': 4.651851851851852, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A compact, low-power low-jitter digital PLL

This paper describes a compact, low-power and low-jitter digital PLL (DPLL). Digitizing the loop filter presents numerous challenges and advantages. In the proposed scheme, a wide-band DPLL is described that achieves low-jitter and low-power consumption. Low-jitter is achieved by using an all-digital adaptive bandwidth control scheme that can track the noise injected into the DPLL and optimize the loop bandwidth accordingly. A prototype DPLL employing has been implemented in a 0.25/spl mu/m CMOS technology. Measurement results show that jitter 130ps jitter is achieved at 144MHz. The area and power consumption outperform the traditional charge-pump based PLL by a factor of 3.5/spl times/ and 45% respectively.