{'fraction_non_alphanumeric': 0.025565388397246803, 'fraction_numerical': 0.012782694198623401, 'mean_word_length': 5.132530120481928, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Implementation of error correcting methods for asynchronous communication and modified completion detector with reduced area overhead

This paper describes the design for correcting errors in asynchronous global communication. These are unordered delay insensitive (DI) codes and uses four-phase return-to-zero protocol, as it provides simple and fast implementation and they are widely used. This paper provides 1-bit and also 2-bit error correcting methods. Two bit error correction coverage is up to 55%-70%, providing better or comparable coding efficiency. Designs given build on prior work of [1] and this paper proposes a small modification to their work. Practical implementation for 1-bit and 2-bit error correcting method is also provided by using Xilinx tools. Parity generator and checker are used for multiple error detection. This paper provides a novel completion detector with reduced area overhead. These codes were simulated using modelsim tool version 10.2b and implemented in Xilinx spatran3 FPGA.