{'fraction_non_alphanumeric': 0.016931216931216932, 'fraction_numerical': 0.004232804232804233, 'mean_word_length': 5.709219858156028, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Pipeline scheduling for array based reconfigurable architectures considering interconnect delays

Pipelining is a powerful technique to achieve high performance design. Nowadays, in deep-submicron (DSM) process era, interconnect delay is becoming so dominant that it can no longer be neglected in high level synthesis. Considering interconnect delays in pipeline scheduling can be a promising technique to improve the design performance in the DSM era. However, until now there are few researches on this topic. In this paper, we present an interconnect aware pipeline scheduling algorithm for array based reconfigurable architectures. The proposed algorithm is able to perform scheduling, placement and routing simultaneously under the modulo scheduling constraints. Experimental results show that our algorithm can improve performance by 47.26% on average compared to those that use pipelining technique but do not consider interconnect delays