{'fraction_non_alphanumeric': 0.02574416733708769, 'fraction_numerical': 0.0, 'mean_word_length': 5.37948717948718, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA vendor-agnostic IP-XACT- and XSLT-based RTL design generator

The growing complexity of current embedded systems increases not only the time-to-prototype and time-to-market, but it also requires a major effort around repetitive engineering tasks in order to maximize the efficiency and minimize the money investment. A lot of research has been done on this field, leading system development, test automation and system reutilization to huge relevance and considerable importance in industry and academia. Using eXtensible Markup Language (XML) files to store Intellectual Property (IP) metadata, the IP-XACT standard arises as a possible solution for IP reutilization and vendor independence. This paper describes a RTL design generator that uses IP-XACT components description and apply XSLT transformations for complete system generation, following a generative programming (GP) approach while automating the design flow through the integration and interoperability of external tools needed to design, implement and finally deploy the final system under the chosen FPGA board. The aim is to provide a unified and easy to use interface for code generation and deployment independent from FPGA vendors, i.e., fostering vendor-agnosticism.