{'fraction_non_alphanumeric': 0.020190023752969122, 'fraction_numerical': 0.0, 'mean_word_length': 5.534883720930233, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Blind sampling clock adjustment in OFDM power line commmunication

OFDM modulation technique has been recently considered for high bit rate powerline communication (PLC) due to robustness against multipath frequency selective fading, impulsive and narrowband noise as well as simple spectrum shaping and low-complexity implementation. Sampling clock offset caused by non-synchronized analogue to digital converter(ADC) is one of the major problems that affects each OFDM systems severely. In this paper, a new clock offset timing recovery approach based on symmetrical spectrum of PLC is proposed. In this method, redundant information in OFDM sub-channel which are discarded after FFT demodulation is used to timing error (TE) estimation. The performance of algorithm has been evaluated on a typical PLC channel through computer simulations.