{'fraction_non_alphanumeric': 0.031323414252153486, 'fraction_numerical': 0.02662490211433046, 'mean_word_length': 4.654867256637168, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 12-bit compact column-parallel SAR ADC with dynamic power control technique for high-speed CMOS image sensors

This paper presents a 12-bit column-parallel successive approximation register analog-to-digital converter(SAR ADC) for high-speed CMOS image sensors. A segmented binary-weighted switched capacitor digitalto-analog converter(CDAC) and a staggered structure MOM unit capacitor is used to reduce the ADC area and to make its layout fit double pixel pitches. An electrical field shielding layout method is proposed to eliminate the parasitic capacitance on the top plate of the unit capacitor. A dynamic power control technique is proposed to reduce the power consumption of a single channel during readout. An off-chip foreground digital calibration is adopted to compensate for the nonlinearity due to the mismatch of unit capacitors among the CDAC. The prototype SAR ADC is fabricated in a 0.18 m 1P5 M CIS process. A single SAR ADC occupies 20 2020 m2. Sampling at 833 k S/s, the measured differential nonlinearity, integral nonlinearity and effective number of bits of SAR ADC with calibration are 0.9/–1 LSB, 1/–1.1 LSB and 11.24 bits, respectively; the power consumption is only 0.26 m W under a 1.8-V supply and decreases linearly as the frame rate decreases.