{'fraction_non_alphanumeric': 0.017045454545454544, 'fraction_numerical': 0.0, 'mean_word_length': 5.365461847389558, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design And Simulation Of Optically Interconnected Computer Systems

Optical interconnections within mainframe computers were first proposed over ten years ago, but the debate continues on their effectiveness at a given interconnection level (board-to-board, chip-to-chip, etc.) In order to gauge the impact of this new technology several studies have discussed the power and speed limitations of electrical interconnections. Unfortunately, hard data is difficult to generate due to the immense complexity of the systems involved. Many of these problems are due to the conceptual view of a computer as an array of devices connected by wires. As we move into the interconnect-limited regime it becomes advantageous to consider the system as a pattern of wires that must be excited by devices. It is in this spirit that we propose a model of the computer which is based on the statistical analysis of its interconnections. Previous work in this area has quoted the performance of interconnections in terms of effective averages. In this paper we produce closed-form analytic expressions for the interconnection distribution as a function of hierarchy. A self-similar hierarchical model, satisfying the observed power-law relationship between circuit complexity and interconnection count, is used to mimic the interconnection distribution within large computer systems. The length distribution function is accessible at all hierarchical levels. This enables the operational performance of optical interconnection strategies to be monitored and compared with their electrical counterparts.