{'fraction_non_alphanumeric': 0.020066889632107024, 'fraction_numerical': 0.0, 'mean_word_length': 5.582417582417582, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Zelig: A Novel Parallel Computing Machine Using Reconfigurable Logic

Field-Programmable Gate Arrays (FPGAs) can be used in a computing capacity as reconfigurable coprocessors which implement the core functions of an application. This technique of using reconfigurable hardware as introduced as an approach for realising a desirable combination of machine performance, cost and flexibility for certain applications. A novel parallel computer, Zelig, using FPGAs is presented in this paper. The design of the machine is introduced and some comparative results of the machine’s performance are given.