{'fraction_non_alphanumeric': 0.01639344262295082, 'fraction_numerical': 0.022950819672131147, 'mean_word_length': 4.605504587155964, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Solid state delay unit for a cardiac arrhythmia monitor.

A cheap alternative to tape loop delays has been described which is easy to construct. Although the system described here is for an arrhythmia monitoring system, it can be simply adapted to any device requiring a signal delay. Using 1024 shift registers, a delay of 2 1/2 seconds with a 3 dB signal bandwidth well in excess of 100 Hz is obtained; in theory, this delay and bandwidth combination should be obtained using 512 bit shift registers which would considerably reduce the cost. Full details including a circuit diagram are available on request.