{'fraction_non_alphanumeric': 0.031096563011456628, 'fraction_numerical': 0.02127659574468085, 'mean_word_length': 5.024630541871921, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 0.18m CMOS Based Programmable Integer-Fractional Combined Frequency Divider for Frequency Synthesizer of Multi-Standard Wireless Systems

This paper first presents the architecture of a frequency synthesizer which can support multistandard wireless systems of GPS, Galileo, and WCDMA standards. Then, a programmable integer/fractional combined frequency divider (CFD), which is the key building block of the proposed frequency synthesizer, is designed and implemented by using 0.18μm RF CMOS process. The CFD mainly consists of an integer-N frequency divider and a 3rd Δ-Σ modulator for fractional frequency division. The integer-N frequency divider is based on pulse-swallow counter-type architecture to allow division ratio range from 512 to 767. For 3rd Δ-Σ modulator, the state of art Multi-Stage-NoiseShaping (MASH) 1-1-1 structure is used for good shaping of quantization noise. With a 1.8V voltage supply, the CFD exhibits an operating frequency range from 0.5 to 6GHz and draws a current of 2.2mA at the input frequency of 4.5GHz. The measurement results indicate that the programmable integer/fractional combined frequency divider works well and can be used for the proposed multistandard frequency synthesizer.