{'fraction_non_alphanumeric': 0.017204301075268817, 'fraction_numerical': 0.004301075268817204, 'mean_word_length': 5.795620437956204, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A novel reconfiguration strategy for 2D mesh-based NoC faulty core tolerance

A novel architecture is proposed to tolerate faulty cores in NoC-based MPSoCs. By dynamical reconfiguration of router/core connections, network can achieve complete restoration after faults and then former system states can resume without performance degradation. Moreover, a reconfiguration scheme is proposed to optimize system's recovery efficiency. By applying bipartite graphic model to formulate task migration overheads, a scheme inducing least recovery overheads can be quickly found. Experiments show that compared with common 2D mesh network, proposed architecture and reconfiguration scheme is capable of maintaining maximum originally active cores in the reconfigured network, incurring least task migration expenses. The efficiency of recovery process also improves due to over 90% reduction on the execution of the reconfiguration scheme.