{'fraction_non_alphanumeric': 0.015587529976019185, 'fraction_numerical': 0.004796163069544364, 'mean_word_length': 5.0071942446043165, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Connection Resource Testing Technology on FPGA Based on SOC core

For FPGA testing, usually hundreds of code streams need to be loaded. Because SoC FPGA is embedded with processor system, its code stream loading method is very different from traditional FPGA. This article provides a configuration code selection interface for ATE by designing a startup program, and makes PS reconfigure PL according to the user's choice, and load a different configuration code for each test. The deterministic wiring test method can fully cover the FPGA wiring resources. This paper proposes a deterministic wiring method based on Zynq-7000 series chips to traverse the wiring resources of the SoC FPGA and generate configuration codes. Finally, the wiring resource test of SoC FPGA is realized through ATE and the above code stream loading scheme.