{'fraction_non_alphanumeric': 0.011570247933884297, 'fraction_numerical': 0.006611570247933884, 'mean_word_length': 5.446808510638298, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Performance evaluation of instruction systolic array processors

This paper describes the performance evaluation of an SIMD system on a commonly encountered standard linear equation problem. We introduce a prototype SIMD system, called the Systola 1024; whose parallel architecture is based upon the instruction systolic array concept. To evaluate the performance of this architecture we have implemented an in-cache problem to measure its MFLOP by solving the Gaussian elimination problem to obtain the LU factorization. We also examine the effects of increasing the array processors by a certain factor.