{'fraction_non_alphanumeric': 0.017223910840932118, 'fraction_numerical': 0.004052684903748734, 'mean_word_length': 5.061349693251533, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Respective parts of capacitive and inductive coupling

Rapid progress in integrated circuit technology has led to an increase in the switching speed of the digital chip. As a result, there is a growing interest in the inductance associated with signal lines. In this paper we show the influence of inductance on crosstalk voltage by considering a configuration of two parallel coupled interconnects. For a typical DSM (deep-sub-micron) geometry structure for data buses, we show that when standard distributed RC models are used and inductive effects are ignored, large errors can occur in the prediction and evaluation of the crosstalk voltage. This is all the more important because the inductance effect will increase as technologies downscale. For our structure, the inductive part of crosstalk can reach 30% when the input transition time at the beginning of the aggressor line is 50ps. The sensibility of inductances values, including self and mutual inductances are then analysed.