{'fraction_non_alphanumeric': 0.014895057549085985, 'fraction_numerical': 0.002708192281651997, 'mean_word_length': 5.426086956521739, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Research on Losses of PCB Parasitic Capacitance for GaN-Based Full Bridge Converters

The utilization of wide band-gap semiconductor devices provides the possibility of higher switching frequency and power density for power converters. However, the influence of parasitic parameters becomes more significant. It deteriorates the converter performance and leads to extra loss. In this article, the extra loss caused by the parasitic capacitance of printed circuit boards (PCBs) is studied. The mechanism is explained, and the model of full bridge topology with PCB parasitic capacitance is proposed as an example. Both the capacitance in power loops and control circuits are considered in the proposed model. Besides the capacitive loss in power loops, losses are also introduced by the capacitive coupling between the power and control circuits due to the potential pulsation of the control ground. This potential pulsation is analyzed and the calculation method of corresponding losses is presented. The formation of PCB parasitic capacitance is analyzed in detail and corresponding layout optimization methods are proposed. Theoretical analyses are verified on a gallium nitride based full bridge prototype with calorimetric loss measurement. The comparison of calculated and measured losses is presented, which shows a switching loss deviation of 26% without the consideration of parasitic capacitance and a 40% reduction on the extra losses after the proposed optimization.