{'fraction_non_alphanumeric': 0.0308839190628328, 'fraction_numerical': 0.022364217252396165, 'mean_word_length': 4.280898876404494, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A High-gain Large-scanning 60 GHz Via-fed Patch Phased Array Antenna

This paper presents a 7 × 7 via-fed patch phased array antenna for next-generation communication systems. The low-profile antenna array is fabricated on a printed circuited board (PCB) resulting in a low-cost approach. While the via-fed design enables testing of the antenna component in a laboratory environment, it also provides a path for direct integration on a transceiver chip. The designed finite array is well matched at 60 GHz with the bandwidth covering 57 GHz to 64 GHz. The maximum realized gain for the 7 × 7 array is 22.15 dBi with the gain reduction of ≤ 4 dB under the condition of the maximum scanning angle. Moreover, the scanning volume of the designed antenna is ±55° in H plane and ±53° in E plane without using any superstrate. As a single-layer patch array, the designed array satisfies high gain and large scanning volume in both E and H planes.