{'fraction_non_alphanumeric': 0.02030456852791878, 'fraction_numerical': 0.0, 'mean_word_length': 4.6923076923076925, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Process Chip Formation with a Single Conditional Shear Surface

Most research on chip formation is based on free cutting with a single shear plane (the approach proposed by I.A. Time). No account is taken of the two-dimensional blade geometry nor of the three-dimensional character of the deformation source in the cut layer. It is assumed that the transformation of the cut layer into chip is confined to a very narrow zone adjacent to the shear plane. By contrast, constrained cutting is characterized by a conditional threedimensional shear surface, which is analogous to the shear plane.