{'fraction_non_alphanumeric': 0.029263370332996974, 'fraction_numerical': 0.010090817356205853, 'mean_word_length': 5.2, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A New Phenomenon of Retention Time Evolution in Embedded DRAM Technology with High-K Dielectrics (Ta2O5) MIM Capacitor After HTOL Test

In this paper, a new phenomenon regarding to failure bit count (FBC) distribution and data retention time of embedded DRAM with high-K dielectric Ta2O5 MIM capacitors has been observed and explored. Different from conventional knowledge with FBC increase or retention time reduction of DRAM after burn-in, it is found FBC decreased and retention time increased in the sub-0.1mum embedded DRAM technology with high-K dielectric Ta2O5 MIM capacitors. Although the band-to-defect tunneling (BDT) induced junction leakage currents of cell transistors under hot carrier injection (HCI) and off-state bias-temperature (BT) stress will be enhanced, which degrade the FBC and retention time performance. However, it was found the leakage current reduction of high-K dielectric Ta2O5  capacitor after burn-in dominates the FBC reduction and retention time increase