{'fraction_non_alphanumeric': 0.01793103448275862, 'fraction_numerical': 0.0, 'mean_word_length': 4.950819672131147, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Equivalent Inductance Analysis and Quantification for PCB PDN Design

Power Distribution Network (PDN) design is an important part of high-speed digital designs. In order to meet the need of high operation speed and low power voltage supply, the impedance of PDN should be lower than the target impedance of the design requirement. Decoupling capacitors are added on the PCB to lower the PDN impedance. The PCB PDN design is often guided by design rules and experience. In this paper, commonly-used PCB PDN designs are analyzed and categorized based on inductance contribution from specific portions of the current path. Then, the inductance components are quantified for different parts of the geometry in different designs.