{'fraction_non_alphanumeric': 0.010403120936280884, 'fraction_numerical': 0.0, 'mean_word_length': 5.754385964912281, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Implementing Multi Threaded System Support for Hybrid FPGA/CPU Computational Components

Recently emerging hybrid chips containing both CPU's and FPGA components have the potential to enjoy significant economies of scale, while enabling system designers to include a significant amount of specialization within the FPGA component. However, realizing the promise of these new hybrid chips will require programming models supporting a far more integrated view of the CPU and FPGA components than provided by current methods. This paper describes fundamental synchronization methods and hardware thread interface that we are now developing for supporting a multi-threaded programming model that provides a transparent interface to the CPU and FPGA based component threads.