{'fraction_non_alphanumeric': 0.022727272727272728, 'fraction_numerical': 0.00267379679144385, 'mean_word_length': 4.7615384615384615, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Improving stress effect and low noise design of the integrated on-panel TFT gate driver

In this paper, the reliable on-panel display gate driver is designed not only decreasing the fluctuation noise of the output signal, but also reducing the voltage stress effect of the dual pull-down transistors. The long-term high gate to source voltage causes the threshold voltage increased, and the fluctuation-noise on the output is coupled from the parasitical capacitance when the clock switches. Our work improved the stress effect of transistor of dual pull-down by reduced the controlled signal voltage and it maintained the anti-floating low noise structure. This gate driver was simulated by the Smart-SPICE level-35 for the α-Si TFT process model.