{'fraction_non_alphanumeric': 0.040837696335078534, 'fraction_numerical': 0.016753926701570682, 'mean_word_length': 5.167741935483871, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An ultra-low-power 10-Bit 100-kS/s successive-approximation analog-to-digital converter

Successive-approximation analog-to-digital converters (SA-ADCs) have recently been widely used for moderate-speed moderate-resolution applications where power consumption is of major concern. In this paper, several techniques are proposed to further reduce the power consumption of an SA-ADC. These solutions include a splitsegmented architecture for the capacitor-based digital-to-analog converter (DAC), a modified switching scheme for the DAC, and employing a smaller supply voltage for the comparator and the successive-approximation register while using a new powerefficient digital level converter. Spectre simulation results of a single-ended 10-bit 100kS/s SA-ADC in a 0.13-µm CMOS technology employing the proposed techniques show that the ADC (excluding reference buffers) consumes less than 1 µW of power while offering an effective number of bits of 9.2.