{'fraction_non_alphanumeric': 0.022483940042826552, 'fraction_numerical': 0.020342612419700215, 'mean_word_length': 4.955414012738854, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Optimized MOSFETs with subquartermicron channel lengths

We present new experimental results on optimally scaled MOSFETs with channel lengths below 0.25 µm. These devices have been fabricated using a modified NMOS process. All patterns have been defined by direct-beam writing using both positive and negative electron resists. The gate oxide thickness of 80Å together with properly adjusted ion implantation steps yields device thresholds of 0.5 V. All heat treatments have been kept as short as possible to ensure very shallow source-drain junctions. All contact structures are scaled to 1 × 1 µm window features. Finished devices show excellent performance. Long-channel-like behavior is preserved for supply voltages below 2.5 V. The subthreshold slope is 88 mV/decade. Current drive capabilities are the highest ever reported for silicon MOSFETs. The devices exhibit outstanding transconductance values between 270 and 300 mS/mm.