{'fraction_non_alphanumeric': 0.02190721649484536, 'fraction_numerical': 0.0, 'mean_word_length': 5.266129032258065, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Analysis of FPGA Logic Block Architectures and Functional Improvement of Fine Grained Cells

Up to date, many different FPGA logic block architectures, varying in size, functionality and complexity, have been proposed. The most common FPGA logic blocks either have multiplexers or look-up-tables (LUTs). This article evaluates the performance of logic block architectures of both kinds. For this purpose, logic cells from leading FPGA vendors are considered along with a few from the academia. A comparative study of number of logic cells required for a particular design, area occupied by a design, speed of implementation and utilization is performed. Based on this study, three novel fine grained logic block architectures have been proposed which show improved performance