{'fraction_non_alphanumeric': 0.014563106796116505, 'fraction_numerical': 0.0, 'mean_word_length': 4.816901408450704, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA implementation of a UMTS turbo coder/decoder

The aim of this paper is to implement a Third Generation Mobile Communication turbo-coder and a turbo-decoder in an FPGA circuit in order to evaluate the architecture complexity of both devices. The implemented devices are to be coupled to a Digital Signal Processor in charge of all signal processing base-band operations in a third generation mobile terminal.