{'fraction_non_alphanumeric': 0.021593447505584513, 'fraction_numerical': 0.0, 'mean_word_length': 5.339622641509434, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design of high-speed low-power differential dynamic-like static CMOS circuit families

Designing high-speed low-power circuits with CMOS technology has been a major research problem for many years. Several logic families have been proposed and used to improve circuit performance beyond that of conventional static CMOS family. Fast circuit families are becoming attractive in deep submicron technologies since the performance benefits obtained from process scaling are decreasing as feature size decreases. The delay and power calculations of both feedback-switch logic (FSL) and cascode voltage switch logic (CVSL) in terms of adder and logical design has been observed. Feedback-switch logic (FSL) is a clockless differential circuit family that is suitable for high-speed and low power because it offers fast switching, reduced capacitance and input-switching dependent activity factor without the need of clock connection. Feedback-switch logic circuit provides the output and its complement from a single side of the gate. Cascode voltage switch logic (CVSL) is a differential circuit family since it uses both true and complementary input signals and computes both true and complementary outputs. The logic function and its complement are implemented using fast NMOS networks. Thus, clockless CVSL gates offer reduced input capacitance.