{'fraction_non_alphanumeric': 0.02821939586645469, 'fraction_numerical': 0.008346581875993641, 'mean_word_length': 5.184275184275184, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Thin-core MCM assembly development for high-performance server microprocessor

In response to ever-increasing demand for computing power, a high-end server microprocessor with two silicon die in a multi-chip module (MCM) package was planned. For the MCM microprocessor to work optimally, the two large silicon die (each with more than 10,000 C4 bumps) need to communicate efficiently with each other. This requires many copper routing traces in the organic substrate. To accommodate the high quantity of routing traces, fine-pitch PTH package construction is necessary. Thin-core substrate was selected to enable fine-pitch PTH in the substrate with the added benefit of electrical signal integrity. A large (42.5 mm × 60.0 mm) organic MCM package with thin-core (400 microns thick) construction was therefore selected. The large thin-core bare substrate has very high and non-uniform warpage, up to 400 microns at room temperature. Each MCM substrate warps in different directions. This has created major flip-chip assembly challenges. Among the challenges are non-contact and partial joint formation, especially at die edges or die corners. Comprehensive shadow moiré and high-temperature warpage analysis were carried out to characterize the bare substrate warpage throughout the reflow temperature range. Shadow moiré analysis shows the substrate warpage changes significantly with temperature. To overcome this problem, an innovative assembly process and fixture were developed to ensure substrate flatness. To meet the lead-free packaging roadmap, it was decided to launch this MCM server microprocessor with lead-free C4 solder. Lead-free C4 solder has a separate set of assembly challenges. Lead-free solder is harder and less ductile, so creeps less after C4 joint formation. This results in higher die and package warpage. High die warpage indicates higher stress in the die, which becomes more prone to die crack. Higher warpage also increases the difficulty of the subsequent process of attaching a lid with indium thermal interface material (TIM). A comprehensive study of warpage between SnPb and lead-free solder was conducted. All assembly manufacturability problems were finally resolved with innovative assembly processes, tooling, and substrate improvement. A high-performance MCM server microprocessor was successfully launched, after significant development effort, with several MCM test vehicles. This paper details the assembly challenges, and the systematic methodology used to overcome them.