{'fraction_non_alphanumeric': 0.02637528259231349, 'fraction_numerical': 0.015825169555388093, 'mean_word_length': 5.673366834170854, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Deflection Containment for Bufferless Network-on-Chips

Without buffers in its constituent routers to reduce power consumption and hardware complexity, the bufferless network-on-chip (NoC) is subject to growing deflection when the traffic load rises, leading to severe performance degradation and squandering the power-saving potential as well. This work proposes Deflection Containment (DeC) for the bufferless NoC to address its notorious shortcoming of excessive deflection for performance improvement and power reduction. With a link added to each router for bridging subnetworks (whose aggregated link width equals a given value, say, 128b), DeC lets a contending flit in one subnetwork be forwarded to another subnetwork instead of deflected, yielding extraordinary deflection reduction and greatly enriching path diversity. In addition, router microarchitecture under DeC is rectified to shorten the critical path and lift network bandwidth. We evaluate the proposed DeC design using multiprogrammed SPEC CPU2006 benchmarks and various synthetic traffic loads, for 4×4, 8×8, and 16×16 mesh-based NoCs. The results reveal that DeC comprising two bridged subnetworks can substantially contain deflection by up to 75%, yielding network power reduction by 60% and the weighted speedup of 28% averaged across all experiments.