{'fraction_non_alphanumeric': 0.02956298200514139, 'fraction_numerical': 0.0, 'mean_word_length': 5.282258064516129, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 1, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design and implementation of HDLC procedures based on FPGA

High-level Data Link Control (HDLC) procedure is one of the most important protocols in digital communications. This paper analyzes the methods of HDLC procedure implementation commonly used nowadays, and points out their defects. We propose a new hardware implementation of HDLC procedure based on Field Programmable Gates Array (FPGA), and especially illustrate how to generate Frame Check Sequence (FCS) of HDLC--Cycle Redundancy Check (CRC) in FPGA. We verified the methods above by downloading the HDLC modules designed in VHDL (VHSIC Hardware Description Language) into FPGA, which shows the feasibility of the methods. The programming of modules is simple, easy to modify, and superior in practical application.