{'fraction_non_alphanumeric': 0.030864197530864196, 'fraction_numerical': 0.0, 'mean_word_length': 5.619047619047619, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design alternatives of Network- on-Chip (NoC) Router microarchitecture for future Communication System

The architectures of Network-on-Chip (NoC) are effective fabric for application specific systems-on-chips (SoCs) and general purpose chip multi-processors (CMPs). The important parameters in the design of network on-chip are low latency, high throughput and less area. In order to achieve these goals, NoC router microarchitecture plays an important role. The main drawbacks of Conventional NoC router microarchitecture are circuit complexity, throughput, critical path delay, resource utilization, timing, and power efficiency. The increasing dependence on intellectual properties exposes SoCs to many safetyliabilities and is hovering many concerns. This paper provides an overview of diverse NoC router architecture. The research presented in this paper has investigated different parameters of NoC architecture that are applicable to a wide range of FPGA families.