{'fraction_non_alphanumeric': 0.040336134453781515, 'fraction_numerical': 0.043697478991596636, 'mean_word_length': 4.094017094017094, 'pattern_counts': {'":': 0, '<': 1, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A 6-bit active digital phase shifter

This paper presents the design of a 6-bit active digital phase shifter in 0.18-µm CMOS technology. The active phase shifter synthesizes the required phase using a phase interpolation process by adding quadrature phased input signals. It uses a new quadrature all-pass filter for quadrature signaling with a wide bandwidth and low phase error. The phase shifter has simulated RMS phase error of <0.85° at 2.4-5GHz. The average voltage gain ranges from 1.7dB at 2.4GHz to -0.14dB at 5GHz. Input P1dB is typically 1.3±0.9dBm at 3.5GHz for overall phase states.