{'fraction_non_alphanumeric': 0.04011461318051576, 'fraction_numerical': 0.008595988538681949, 'mean_word_length': 4.295454545454546, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Discussion on the low-power CMOS latches and flip-flops

Latches and flip-flops used in low power circuits are discussed in this paper. Two kinds of latches of 5-T and 4-T are evolved from the standard 8-T static latch for low power application. Simulation results show that the 4-T latch has the lowest power consumption with no speed penalty. The 4-T latch is usually considered as dynamic. However, detailed analysis shows that it may be static under certain conditions, which are also given in this paper. Single-edge-trigged (SET) flip-flops and double-edge-trigged (DET) flip-flop based on these latches are also presented. Significant power and area savings can achieve by using 4-T latches.