{'fraction_non_alphanumeric': 0.01405152224824356, 'fraction_numerical': 0.00234192037470726, 'mean_word_length': 6.066115702479339, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
VLSI architecture for a reconfigurable Spectrally Efficient FDM baseband transmitter

Spectrally Efficient FDM (SEFDM) systems employ non-orthogonal overlapped carriers to improve spectral efficiency for future communication systems. One of the challenges for SEFDM systems is to demonstrate efficient hardware implementations for transmitters and receivers. This paper presents the first VLSI digital baseband transmitter architecture for SEFDM. The transmitter is reconfigurable between three bandwidth compression ratios, including OFDM and Fast OFDM, therefore supporting operation with current OFDM systems. Complexity analysis is presented of the proposed architecture, along with an area and power efficient hardware mapping, implemented using a 65nm CMOS cell library to provide analysis of area and power compared to a baseline OFDM transmitter.