{'fraction_non_alphanumeric': 0.031914893617021274, 'fraction_numerical': 0.007598784194528876, 'mean_word_length': 5.36231884057971, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
IRIG-B decoder based on FPGA for synchronization in PMUs by considering different input formats

Time synchronization (TS) represents an important necessity for many industries in fields such as communications, manufacturing, and power systems related to electrical networks, microgrids, and renewable energies, among others, because it can ensure that cooperating processes or systems can interoperate correctly; further, the scheduling of specific tasks through a timestamp can be done. Among different synchronization protocols, the inter-range instrumentation group (IRIG)-B time code has become one of the most employed in real-time information transmission systems because of its accuracy, robustness, and simplicity. In this paper, a field programmable gate array (FPGA)-based IRIG-B decoder is presented. The FPGA used is a Cyclone IV EP4CE115F29; yet, the proposed hardware implementation has a vendor independency. On the other hand, the IRIG-B output is provided by a SEL-2401 Satellite-Synchronized Clock. Results show that the proposal can provide a reliable and accurate time source using the IRIG-B time code. Regarding the FPGA, a low resource usage of the chip is obtained; besides, thanks to its high capabilities of integration and parallelism, a widely number of applications can be incorporated.