{'fraction_non_alphanumeric': 0.024132730015082957, 'fraction_numerical': 0.0, 'mean_word_length': 5.707070707070707, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
‘On-the-fly’ measurements of CMOS inverters performance degradation under pulsed stress

In this work, an ‘on-the-fly’ type technique for the characterization and monitoring of the CMOS inverter degradation, simultaneously to the application of pulsed voltage stresses, is presented. This technique allows analyzing the CMOS inverter performance degradation through the inversion voltage shifts measured during the application of rapid pulses. The observed degradation of the inversion voltage is described by an analytical equation that considers only the shifts of two device parameters, threshold voltage and mobility, of both transistors of the CMOS inverter.