{'fraction_non_alphanumeric': 0.0196319018404908, 'fraction_numerical': 0.008588957055214725, 'mean_word_length': 5.08955223880597, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A digital signal processing based bit synchronizer and novel hardware efficient lock detector circuit for bi-phase data for Chandrayaan-1 mission

The paper presents hardware efficient design of digital signal processing (DSP) based bit synchronizer and lock detector circuit for bi-phase data. The system is developed for one of the payload of Chandrayaan-I mission, and tested for its performance. Apart from the implementation, paper describes the mathematical modeling of bit synchronizer. The whole design is accommodated in a single Actel-1280 FPGA. A comparison has been carried out between the developed lock detector circuit and the traditional I2 - Q2 lock detector and results are presented here. Paper also highlights the programmable nature of the design and methods to reduce the hardware requirement.