{'fraction_non_alphanumeric': 0.03952095808383234, 'fraction_numerical': 0.00718562874251497, 'mean_word_length': 4.648648648648648, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Two-stage phase/frequency detecting CPPLL

CPPLL(charge pump phase-locked loops), the input-output characteristic of PFD(phase/frequency detector) is studied. It shows that the outputs of PFD not only express the phase and frequency differences of inputs, but also vary slowly. Based on the study, the two-stage phase/frequency detecting is proposed and the CPPLL with this function is realized. The outputs of the one-stage PFD are delayed and then detected by the two-stage PFD. The outputs of the two-stage PFD activate a charge pump with large current to tune the control voltage of VCO(voltage control oscillator) coarsely. Meantime, the outputs of the one-stage PFD activate the other charge pump with small current to tune the control voltage finely. The results show that this structure reduces the locking time by 7.46%-8.76%.