{'fraction_non_alphanumeric': 0.026188166828322017, 'fraction_numerical': 0.009699321047526674, 'mean_word_length': 5.254545454545455, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Layout-Based Evaluation of Read/Write Performance of SOT-MRAM and SOTFET-RAM

This paper presents a comparison of array-level performance of non-volatile SOT-MRAM and SOTFET-RAM to conventional 6T CMOS SRAM using a specially developed simulation suite that merges physics-based compact models and layout-based parasitic extraction. Unlike prior work, our characterization framework generates a full layout of the memory array including all peripheral logic and routing. The framework uses an industry-standard parasitic extraction tool to generate the full netlist including parasitics which is then simulated using compact models for the appropriate emerging non-volatile device. Using this framework, we show about 1.8x energy savings for total read operations and write operations, and 2x area savings for the SOT-based memories relative to a comparable CMOS SRAM for a $256\times 128$ array size. Our unique full-layout approach also enables important insights that challenge conventional wisdom based on higher-level modeling.