{'fraction_non_alphanumeric': 0.03096234309623431, 'fraction_numerical': 0.0016736401673640166, 'mean_word_length': 5.196891191709844, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
End-to-End Delay Bounds Analysis of Different On-chip Cache Coherence Policies: A Network Calculus-Based Approch

To analyze and compare end-to-end delay bounds of different cache coherence policies will provide beneficial guidelines for NoC design. However, it is not an easy task, because 1) packet flows generated by cache coherence events do not conform to the Poisson process, traditional queue theorem can't be applied to the performance analyzing for the NoCs that support cache coherence, 2) broadcast or multicast operations, which will duplicate the cache coherence packets, makes the analysis much more complicated. To address these challenges, in this paper, we use the stochastic network calculus to analyze the end-to-end delay bounds of different cache coherence policies. Specifically, we utilize Markov-modulated On-Off (MMOO) flow to model the arrival process of cache coherence events, and then deduce the general end-to-end delay bounds for different cache coherence policies. Furthermore, to deal with packet duplication issues in broadcast or multicast operations, we develop an analytical model based on scaling functions to study their impacts on end-to-end delay bounds.