{'fraction_non_alphanumeric': 0.022756005056890013, 'fraction_numerical': 0.0, 'mean_word_length': 4.823529411764706, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
EMI reduction by suppressing Q factor of total PDN with variable on-die capacitance and resistance

This paper shows a methodology to reduce electromagnetic radiation in typical CMOS digital systems from chip PDN design point of view. Total PDN property with anti-resonance peak can be strongly affected by on-die PDN property. Then, in order to suppress anti-resonance peak in total system PDN, design of chip PDN is more effective than off-chip damping method. Then, two similar test chips were designed and compared. One had a PDN whose on-die decoupling capacitance was variable, the other had a PDN whose on-die capacitance and resistance were both variable. This paper demonstrates effectiveness of on-die PDN properties to reduce electromagnetic radiation by comparing two test chips.