{'fraction_non_alphanumeric': 0.02702702702702703, 'fraction_numerical': 0.006237006237006237, 'mean_word_length': 5.4630872483221475, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Phase Coherent Frequency Hopping in Direct Digital Synthesizers and Phase Locked Loops

Phase coherent, frequency hopping direct digital synthesizer (DDS) and Type-II phase locked loop (PLL) circuits are presented in this paper. The proposed approach eliminates the memory effects of prior frequency states in the phase (DDS) and fractional (PLL) accumulators by employing a master accumulator with a fixed increment and multiplying its output to generate the appropriate phase and fractional outputs. This approach allows for an arbitrary sequence of frequency hops, since it is not based on multiple simultaneous accumulators to store phase. We present phase coherent topologies for standard and parallelized DDS circuits, a fractional-N PLL and a multistage sigma-delta modulator (MASH)-111 fractional-N PLL, along with mathematical analysis showing phase coherency. We also present measured results of parallelized DDS and MASH-111 fractional-N PLL hardware.