{'fraction_non_alphanumeric': 0.0255885363357216, 'fraction_numerical': 0.00511770726714432, 'mean_word_length': 5.698630136986301, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A high-performance multi-purpose DSP architecture for signal processing research

This paper presents a powerful and flexible digital signal processing (DSP) architecture based on the Texas Instruments TMS320VC33 DSP and high speed PCI bus. The DSP board provides a convenient, flexible means to test signal processing algorithms in real-time hardware. Algorithms implemented for several research projects include normalized least mean square (NLMS) adaptive filter, recurrent neural network (RNN), Viterbi decoding, and adaptive beamforming. The low-cost, reconfigurable system is presently being used in various research projects such as multiple channel sampling and filtering MEMS-based acoustic arrays, wireless LAN hardware implementation, and neural net classification of primate EEG waveforms. The paper provides a detailed description of the DSP board, the theory behind its selection of components, and how it is being used in the earlier mentioned research projects.