{'fraction_non_alphanumeric': 0.026350461133069828, 'fraction_numerical': 0.001976284584980237, 'mean_word_length': 5.463829787234043, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A pNML Compact Model Enabling the Exploration of Three-Dimensional Architectures

In nano magnetic logic (NML), single-domain nanomagnets enable logic operations. Binary information can be encoded thanks to its bistable magnetization. Many implementations are currently discussed in literature, among them one promising candidate is perpendicular-nano magnetic logic (pNML). It features several advantages like the controllability of the switching mechanism, the simplicity of design, and the natural predisposition of being integrated in three-dimensional (3-D) architectures. Here we show how this technology can be adopted in the design of 3-D logic architectures. Physical equations and quantities have been gathered from experimental demonstrations of pNML devices; formulas have then been fitted and implemented in VHDL (VHSIC Hardware Description Language). In this paper, we present an analysis of pNML circuits: initially a Multiplexer has been manufactured and characterized, then our compact model has been tested through simulations. Moreover, the MUX has adopted to design a generic n-bit accumulator. Our results demonstrate that the compact model makes it possible to perform fast simulations, while maintaining a fine level of accuracy. Thanks to its flexibility, novel materials, geometric variations, and other technological improvements can be easily integrated in order to be tested at circuit level. We anticipate our essay to be a starting point for the exploration of large 3-D digital circuits.