{'fraction_non_alphanumeric': 0.023653088042049936, 'fraction_numerical': 0.005256241787122208, 'mean_word_length': 5.195121951219512, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Anomalous Safe Operating Area and Hot Carrier Degradation of NLDMOS Devices

Automotive and telecom applications often require voltages in the 20-30 V range. These circuits combine high-performance CMOS with a high-voltage MOS transistor. A possible choice for the high-voltage device is an n-channel lateral DMOS (NLDMOS) transistor. An advantage of an NLDMOS transistor is that it can be easily integrated within existing technologies without significant process changes. In most cases, though, the drain drift implant must be optimized to meet safe operating area (SOA) and hot carrier (HC) reliability requirements. This paper focuses on understanding anomalous SOA and HC results obtained from an NLDMOS transistor whose drain drift implant dose was varied