{'fraction_non_alphanumeric': 0.016883116883116882, 'fraction_numerical': 0.0012987012987012987, 'mean_word_length': 5.217741935483871, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A New Seven-Level Inverter Topology with Reduced Switch Number

This paper aims to improve the power and voltage quality of a new multilevel inverter which contains a smaller number of switches in the specified voltage levels. The single phase of the proposed inverter includes 8 electronic power devices with three dc voltage sources for the seven-level waveforms. Selective harmonic elimination (SHE) technique has been used for the dominant harmonic elimination. The results of the proposed structure with traditional topologies and similar topologies show that, in terms of switch number, driver number, and the total blocking voltage, the proposed structure was superior to the previous versions. This topology is studied by simulations in the environment of PLECS.