{'fraction_non_alphanumeric': 0.012048192771084338, 'fraction_numerical': 0.004016064257028112, 'mean_word_length': 5.032258064516129, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Multiprocessor Based Low Bitrate Video Codec Architecture and a Well-Adapted Two Phase Software Coding Strategy

The first part of the paper describes a specialized multiprocessor environment for hybrid coding of visual communications signals in the range from ISDN basic access to primary rate transmission channels. Most important is a proprietary 4-wide SIMD parallel video processor with 80 MIPS. The second part deals with the software philosophy of the codec. It uses preanalysis and prebuffering in the first phase of coding a frame. In the second phase, limited processing power and available channel bits are distributed optimally over time and over changed areas of one frame. Codec delay is halved with respect to conventional codecs.