{'fraction_non_alphanumeric': 0.01893095768374165, 'fraction_numerical': 0.0, 'mean_word_length': 5.074324324324325, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Implementation of RF communication subsets on common low frequency clocked FPGA

In this paper a methodology has been proposed that implements RF system on a field programmable gate array (FPGA) device. FPGAs are reconfigurable devices that are mostly used for low frequency digital applications. However in the proposed work we have exploited the re-programmability feature of FPGAs to utilize it for very high frequency range applications. The scheme implemented here is aimed towards development of RF communication subsets using FPGA logic blocks. For its validation, an On-off key (OOK) modulation and demodulation technique has been employed on the FPGA. Based upon the implemented OOK scheme a wireless communication between two FPGAs is established. Also, we have given an example of such FPGA based RF implementation. Lastly, we have introduced the scheme of using FPGA for UHF generation.