{'fraction_non_alphanumeric': 0.043640897755610975, 'fraction_numerical': 0.03366583541147132, 'mean_word_length': 4.317880794701987, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A design of the frequency synthesizer for DRM/DAB/AM/FM application in 0.18 µm RF CMOS process

This paper describes a frequency synthesizer for DRM/DAB/AM/FM application using 0.18µm CMOS process. The frequency synthesizer operates in the multi-band, including DRM, DAB, AM, and FM. To cover the overall frequencies of them, a novel frequency planning and a new structure are proposed. The monolithic DRM/DAB frequency synthesizer chip is also fabricated in a SMIC's 0.18 µm CMOS process. The die area is 1425 µm×795 µm (include test buffer and pads). The measured results show that phase noise in PLL loop is •59.52dBc/Hz at 10 kHz offset, the measured phase errors of LO quadrature signals is less than 3°. The proposal frequency synthesizer consume 47 mW (include test buffer) under a 1.8 V supply.