{'fraction_non_alphanumeric': 0.017834394904458598, 'fraction_numerical': 0.0, 'mean_word_length': 5.894736842105263, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A hardware digital processor for image bandwidth compression

The paper describes a feasibility study of a digital two-dimensional transformer which is the main processing part of a real-time, hybrid coder for transmission of television signals. The spatial transform algorithm is separated into one-dimensional transforms and is hardware implemented with two pipelined chains of arithmetical elements. The chain elements, which operate on bitserial data, are single chip structures based on custom-designed NMOS technology. Design steps including system organization, processor architecture and hardware realization are discussed. The proposed real-time image processor has an efficient hardware utilization with relaxed complexity as compared with conventional architectural designs.