{'fraction_non_alphanumeric': 0.02756892230576441, 'fraction_numerical': 0.0, 'mean_word_length': 6.133928571428571, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Barrier synchronization for CELL multi-processor architecture

Cell microprocessor is a new multi-processors system, which has been used for consumer electronics, multimedia decoding/encoding, compress or uncompressing area. One important development technology for multi-processor system is barrier synchronization, which can improve the system performance if the appreciated barrier is adopted. Based three different communication mechanisms (mailbox, dma, and signal notification register) offered by CELL system, we implement three kinds of barrier implementation tools on the CELL multi-processor system. In the paper, we will show the implementation of barrier synchronization tools and compare the barriers from three aspects: spu size, performance, and synchronization information capacity.