{'fraction_non_alphanumeric': 0.019169329073482427, 'fraction_numerical': 0.004792332268370607, 'mean_word_length': 5.53125, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A scalable architecture of associative processors employing nano functional devices

A methodology for building a low-power high-capacity associative processor system employing nano functional devices has been proposed. The study is a demonstration of how to use nano-scale devices in building practical applications, particularly in building associative processors. Characteristics of such devices are utilized for similarity evaluation and emulated by a simple NMOS circuitry. The concept has been verified by experimental results obtained from the real working proof-of-concept chip fabricated in a 0.18-μm CMOS technology.