{'fraction_non_alphanumeric': 0.029921259842519685, 'fraction_numerical': 0.0, 'mean_word_length': 5.174757281553398, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Boosting the on-current of silicon nanowire tunnel-FETs

Tunnel-FETs are potential successors of MOSFETs because of the absence of short-channel effects and of a subthreshold-slope limit. As a solution to the low on-currents reported for silicon-based tunnel devices, we have simulated both gate configuration modifications as well as source material modifications. These modifications are ideally suited for implementations in vertical nanowire-based transistor architectures. We demonstrate that the on-current of a silicon tunnel-FET with a germanium heterojunction at the source reaches the same level as state-of-the-art MOSFET's.