{'fraction_non_alphanumeric': 0.0210727969348659, 'fraction_numerical': 0.006704980842911878, 'mean_word_length': 5.147058823529412, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Behavioral synthesis of datapaths with low leakage power

As technology scales down, and CMOS circuits are powered by lower supply voltages, standby leakage current becomes dominant. We present a behavioral synthesis framework for the design of datapaths with low leakage power. Our technique employs the MTC-MOS circuit design style as the basis for standby leakage power minimization. A parameterized register transfer level MTC-MOS (multi threshold CMOS) module library has been developed. MTC-MOS technology provides the capability to gate the supply voltage to the modules during idle times. Leakage power management techniques have been developed which can be applied during behavioral synthesis of the data-path. A resource allocation algorithm based on clique partitioning has also been developed for optimal allocation of registers and functional units for low leakage power. We observed up to 31.91% savings in module-wise leakage power. Shutting down modules during idle times also resulted in minimization of overall power by 34.2%.