{'fraction_non_alphanumeric': 0.020066889632107024, 'fraction_numerical': 0.0016722408026755853, 'mean_word_length': 4.839024390243902, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
RFIC Complexity a Challenge for Academia and Industry

Over the last 25 years RF integrated circuits have evolved from bipolar ICs integrating a handful of transistors into highly complex RF CMOS SoCs with millions of transistors. The high volume of mobile and short-range communication terminals has been the major driving force behind the evolution. RF BiCMOS and RF CMOS have opened the stage for creativity in the implementation of RF architectures. Homodyne, Low-IF and Sliding-IF are some of the mayor milestones on the receive side. For the transmit side digital RF techniques e.g., ADPLLs and RF-DACs have matured over the last few years. The evolution of the technical capabilities described combined with market demands of high volume of mobile and short-range communication terminals are driving the complexity RF SoCs in academia and industry. The complexity of RF ICs in academia a probably an order of magnitude low than in industry, whereas the experience of experienced industrial R&D compensates this compared to student IC designers. Thus, pre-tapeout verification is a mayor challenge for both groups in order to achieve a “fully functional first-time right design” of RF SoCs.