{'fraction_non_alphanumeric': 0.017578125, 'fraction_numerical': 0.009765625, 'mean_word_length': 4.965116279069767, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A New Dual Loop Frequency Synthesizer for the Wireless Standard 802.11g

A new type of frequency synthesizer is proposed in this paper. It employs a variable frequency reference, a digital phase lock loop (PLL) including a dead zone circuit for the coarse frequency control, and an analog PLL for the fine frequency control. This structure allows the replacement of the classical variable ratio fractional frequency divider by a constant integer ratio one, that allows a significant reduction of the phase noise.