{'fraction_non_alphanumeric': 0.02044989775051125, 'fraction_numerical': 0.0, 'mean_word_length': 5.357142857142857, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Finding the best FPGA implementation of the DES algorithm to secure smart cards

Smart cards are often used in different applications which require strong security protection and authentication; such as corporate organization, government, banks etc. its popularity is increasing due to its price and safety. Several cryptographic algorithms have been implemented to smart cards among them we find the DES (Data Encryption Standard). In this paper we propose to compare and find the best FPGA (Field Programmable Gate Arrays) implementation of the DES Algorithm to secure smart cards. Knowing that, smart cards occupy small chip area; consume low power, so their applications demand security hardware with more restrictions on area and power and less on throughput. These results can be helpful for selecting the right FPGA implementation of DES for a dedicated application. Results are considered under different FPGA, languages, and pipelined and non-pipelined implementations.