{'fraction_non_alphanumeric': 0.03305785123966942, 'fraction_numerical': 0.012855831037649219, 'mean_word_length': 5.0220994475138125, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Novel Fast Lock-in Phase-Locked Loop Frequency Synthesizer with Direct Frequency Presetting Circuit

This paper proposes a novel, fast lock-in, phase-locked loop (PLL) frequency synthesizer. The synthesizer includes a novel mixed-signal voltage-controlled oscillator (VCO) with a direct frequency presetting circuit. The frequency presetting circuit can greatly speed up the lock-in process by accurately the presetting oscillation frequency of the VCO. We fully integrated the synthesizer in standard 0.35 µm, 3.3 V complementary metal–oxide–semiconductors (CMOS) process. The entire chip area is only 0.4 mm2. The measured results demonstrate that the synthesizer can speed up the lock-in process significantly and the lock-in time is less than 10 µs over the entire oscillation frequency range. The measured phase noise of the synthesizer is -85 dBc/Hz at 10 kHz offset. The synthesizer avoids the tradeoff between the lock-in speed and the phase noise/spurs. The synthesizer monitors the chip temperature and automatically compensates for the variation in frequency with temperature.