{'fraction_non_alphanumeric': 0.022887323943661973, 'fraction_numerical': 0.0, 'mean_word_length': 5.252747252747253, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design of CMOS integrated circuits for radiation hardening and its application to space electronics

This paper addresses some design tricks that allow canceling - or at least reducing - the sensitivity of silicon integrated circuits to radiation effects. Both analog and digital circuits are here addressed. Redundancy, specific topology, system-level compensation: any combination is helpful as long as it avoids the implementation of radiation hardened specific technologies, as these are both expensive and unsuited to most of the state-of-the-art building blocks.