{'fraction_non_alphanumeric': 0.03753351206434316, 'fraction_numerical': 0.035746201966041107, 'mean_word_length': 4.863874345549738, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A Wide-Range Capacitance-to-Frequency Readout Circuit using Pulse-Width Detection and Delay-Line-Based Feedback Control Loop

This paper presents a capacitive sensor readout IC with low power consumption and an extensive linear range. The proposed capacitance readout circuitry adopts capacitor-to-frequency (C2F) architecture to suppress the effect of amplitude noise by converting the analog signal to frequency. Then, the inverter-based time-to-digital converter (DTDC) digitalizes the frequency information. A feedback loop with a switchable capacitive bank to lock the C2F input capacitance and adjustable conversion rate are employed to enhance the linear capacitance detection range. The pulse width in a period represents the detected capacitance information. The design was fabricated in a 0.18 μm CMOS process, and the chip area is 1.38 mm2. The proposed design achieves linearities of 0.9999, 0.9999, and 0.9965, whereas the sensitivity is adjusted to 5.6, 14.9, and 2 μs/pF, respectively. The Allen deviation floor of C2F is 0.97 Hz, and the sensing capacitance range is 20–90 pF while only consuming 31 μW.