{'fraction_non_alphanumeric': 0.026912181303116147, 'fraction_numerical': 0.0028328611898017, 'mean_word_length': 5.669811320754717, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Physical implementation of a baseband MC-CDMA downlink receiver

A baseband multi-carrier code division multiple access (MC-CDMA) downlink receiver meeting wideband CDMA (WCDMA) bandwidth requirements is simulated and implemented into a field programmable gate array (FPGA) platform. The receiver was designed and implemented to achieve low FPGA resource consumption via the use of low-complexity DSP algorithms and temporal multiplexing techniques. Bit-error-rate (BER) measurements were performed using a laboratory static wireless channel setup in the 2.4 GHz unlicensed band with different modulation schemes and numbers of active users. Measurement results show good agreement with system simulations.