{'fraction_non_alphanumeric': 0.031746031746031744, 'fraction_numerical': 0.011695906432748537, 'mean_word_length': 4.872549019607843, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Study of 3D SiP (system-in-package) module for package-on-package application using multi-layer PCB manufacturing process

A 3D system-in-package (SiP) module for pakage-on-package (PoP) application base on the commercial multi-layer printed circuit board (PCB) using BT laminated substrate is presented in this paper. To achieve the miniaturized package-level 3D SiP, double-sided SMT process and a stacked interposer as the interconnection of IO signals were selected. One ASIC and three ADC were mounted on the top of the substrate, two ADC were mounted on the middle portion of the substrate below and several SMD capacitors were attached on the backside of the substrate. Besides, the interposer around was as the electrical interconnection of the functional substrate and the system board. The package size of the 3D SiP was 44 × 44 × 5.3 m3, with 540 solder bumps. The electrical performance and reliability of the proposed stacked package were analyzed by experimental and numerical modeling methods. In addition, process development was studied to address and overcome the assembly challenges. Furthermore, X-ray inspection was used to check the quality of the solder joints after reflow.