{'fraction_non_alphanumeric': 0.0196078431372549, 'fraction_numerical': 0.007223942208462332, 'mean_word_length': 4.808383233532934, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Congestion-Driven Placement Improvement Using Cell Spreading

As technology moves into VDSM arena, the integration density of ICs goes higher and higher. It makes the congestion a global issue, for it appears in many pieces on the chip while not only in some bins. Many methods proposed before just focused on reducing the congestion restrictedly in one bin, but can not handle the problem of global congestion effectively. In this paper, a congestion-driven placement method using cell spreading is proposed, which alters the routing supply and the routing demand by row or column uniformly. During the spreading process, cells move along the direction in which the congestion is cut down. The average routing demands are set to control the extent for cell spreading to avoid producing new congestion. The experiments show that our method can reduce the congestion by 31.4% in x direction and 22.1% in y direction on average while within 5% wire length being increased