{'fraction_non_alphanumeric': 0.012004801920768308, 'fraction_numerical': 0.0, 'mean_word_length': 4.597315436241611, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
From gates to FPGA: Learning digital design with Deeds

The new technological scenarios demand the introduction of FPGA very early in digital design curricula. The approach that we present in the paper is based on a new tool that extends the features of the Digital Electronics Education and Design Suite (Deeds). The FPGA extension allows students to compile a project generated with Deeds into an FPGA chip, reducing to a minimum the interaction with the FPGA-specific CAD. The tool allows the student to associate all the inputs and outputs of the Deeds project to the devices and resources of an FPGA development board and generates all the VHDL and script files needed by the CAD to compile the project and load it on the board for testing. An extensive field test on a large number of students has proved its pedagogical value.