{'fraction_non_alphanumeric': 0.02111801242236025, 'fraction_numerical': 0.002484472049689441, 'mean_word_length': 4.926470588235294, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An Experimental Study of Phase Noise in CMOS Phase-Locked Loops Considering Different Noise Sources

The loop model of a second order phase-locked loop (PLL) is presented. The effects of different building blocks on the phase noise performance of PLLs are analyzed. Input reference clock, voltage-controlled oscillator (VCO) and the frequency divider are the dominant noise sources in a PLL system. PLL phase noise prediction by the graphical treatment is introduced. Different types of VCOs are fabricated in 0.5mum CMOS process to investigate the open loop VCO noise. PLLs with different VCOs are also fabricated to study the effect of VCO noise, input reference noise and the divider noise on the noise performance of the whole PLL system. Experimental results closely follow the predicted performance.