{'fraction_non_alphanumeric': 0.009615384615384616, 'fraction_numerical': 0.0, 'mean_word_length': 4.975409836065574, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A novel technique for the analysis of jitter resulting in pulse stuffing schemes

In SDH and PDH networks, it is frequently necessary to recover a data clock from a gapped clock derived from stuff information present at the desynchronizer. We present a comprehensive analysis of the timing jitter resulting from PLL type desynchronizers. This analysis is different from the conventional analysis where the jitter is represented simply using a phase error sequence. It is shown that such a simplified approach can not describe the jitter at the output of the desynchronizer. From a detailed analysis, it is also shown how the use of threshold modulation at the synchronizer reduces the low frequency jitter at the desynchronizer.