{'fraction_non_alphanumeric': 0.03258145363408521, 'fraction_numerical': 0.0037593984962406013, 'mean_word_length': 5.495934959349594, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Overview of Applying Reachability Analysis to Verifying a Physical Microprocessor

This paper outlines the application of a Model-Checker to the functional verification of a microprocessor's physical electronic implementation. The goals are (1) testing at hardware speed, (2) reduced labor of test bench creation, and (3) a raised level of abstraction for the specifications. L. Lamport's TLC Model-Checker is used to verify a custom version of the Xilinx PicoBlaze Micro-Controller Unit (MCU), the MCU is specified in VHDL and implemented on a Field Programmable Gate Array (FPGA). Experimental verification consists of showing that the physical device behavior conforms to a mathematical specification of its Instruction Set Architecture (ISA), for selected subsets of instructions and arguments.