{'fraction_non_alphanumeric': 0.019891500904159132, 'fraction_numerical': 0.0108499095840868, 'mean_word_length': 5.7560975609756095, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
NSF Computer Performance Evaluation Workshop: Summary and Action Items

On December 1-5, 2001, eighteen researchers from the computer architecture field convened in Austin, TX to discuss the experimental and evaluation problems that research in processor architecture faces today. Overall, the panel concluded that the development of new benchmarks, modular simulation frameworks, and new analytic models are essential to maintain the rate of innovation that the computer architecture community requires. NSF funding for these research efforts is vital.