{'fraction_non_alphanumeric': 0.012387387387387387, 'fraction_numerical': 0.009009009009009009, 'mean_word_length': 5.39568345323741, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Compound semiconductors on silicon for future generation VLSI

The superior electron mobility and velocity offered by compound semiconductors makes them attractive materials to fill the performance gap expected between strained Si and the product requirements for high performance with low power. The heterointegration of these materials on a silicon platform using a VLSI compatible process flow is necessary for cost effectiveness and manufacturability. This paper demonstrates a planar hetero-buffer integration scheme, with mobility of 8000 cm2/Vs - approaching the mobility of homo-integrated HEMTs on InP substrates. Devices were fabricated on a 200 mm substrate using a fully VLSI compatible process flow with a state of the art Si toolset. The encouraging device performance and excellent uniformity demonstrates that III–V can be integrated in a standard Si VLSI production line.