{'fraction_non_alphanumeric': 0.029717682020802376, 'fraction_numerical': 0.014858841010401188, 'mean_word_length': 4.435483870967742, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An effective routing methodology for Gb/s LSI using deep submicron CMOS/SIMOX technology

This paper presents the routing methodology and CAD tools used in designing Gb/s LSIs with deep submicron technology. A routing method for controlling wire width and spacing is adopted for each net group classified by wire length and the permitted delay constraints. A high-performance router and a high-precision delay analyzer adapted to the methodology have been developed. The methodology has been applied in the design of an ATM-switch LSI using 0.25 /spl mu/m CMOS/SIMOX technology. The LSI has a throughput of 40 Gb/s (2.5 Gbps/pin) and an internal clock frequency of 312 MHz.