{'fraction_non_alphanumeric': 0.023291925465838508, 'fraction_numerical': 0.012422360248447204, 'mean_word_length': 4.466101694915254, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A charge pump circuit by using voltage-doubler as clock scheme

A new charge pump circuit with a clock that shows an increased clock voltage as its stage is increased is proposed in the paper. The charge pump circuit utilizes the cross-connected NMOS, voltage doubler, as a pumping stage. Each stage of the voltage-doubler provides a pair of complementary clock voltages. The clock voltage also increases as the stage of voltage doubler is increased. It shows that a voltage up to 37.85V was obtained after eight-stage's pumping of the circuit, through the simulation of HSpice under 0.35 µm process with 2V of supply voltage and clock voltage.