{'fraction_non_alphanumeric': 0.02643171806167401, 'fraction_numerical': 0.014684287812041116, 'mean_word_length': 4.982456140350878, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Performance Enhancement of MUGFET Devices Using Super Critical Strained-SOI (SC-SSOI) and CESL

This paper describes the performance of nMOS and pMOS tall triple gate (MUGFET) devices with fin widths down to 20 nm fabricated for the first time on super critical strained Si on insulator (SC-SSOI). The electrical and muRaman measurements show that the tensile strain can be maintained in SSOI substrates even for fins as narrow as 20nm giving 80% and 10% drive current increase in long and short channel nMOS devices, respectively. Additionally, the introduction of tensile contact etch stop layers (CESL) improves the nMOS drive current by as much as 35% for short channel devices