{'fraction_non_alphanumeric': 0.02454780361757106, 'fraction_numerical': 0.021963824289405683, 'mean_word_length': 4.916030534351145, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 1, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
High speed (>100 Gbps) key components for a scalable optical data link to be implemented in future maskless lithography applications

Maskless lithography based on electron beam parallelization requires well adapted data links, capable of transmitting the corresponding data volume at rates up to the Tbps domain. In this paper we focus on two key components, the high-speed data buffer unit and the integrated optical receiver, which are part of a scalable (24 - 140 Gbps) optical data link. The high-speed buffer design architecture enables the transmission of skew-compensated parallel data in the range of 50 Gbps. The 45-channel low-noise integrated optical receiver chip based on BiCMOS 0.6 micron technology is capable of an overall transmission capacity of 140 Gbps.