{'fraction_non_alphanumeric': 0.04508856682769726, 'fraction_numerical': 0.011272141706924315, 'mean_word_length': 4.923809523809524, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Low power analog to digital convertor with digital calibration for sensor network

A low-power analog-front-end (AFE) LSI for sensor networks—based on an analog-to-digital convertor (ADC) with digital calibration—was developed. Power consumption of the ADC in the AFE LSI was reduced by applying digital calibration. As a result, the proposed successive approximation register (SAR) ADC achieves both high effective resolution (11.7 bits) and extremely low power consumption (2.5 mW) at 1 Msps. Moreover, average power consumption of the AFE LSI (including the ADC) is about 5 µW, which is low enough for sensor networks.