{'fraction_non_alphanumeric': 0.01507537688442211, 'fraction_numerical': 0.0, 'mean_word_length': 5.376, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
On The Design of Fault Tolerant VLSI and WSI Non-Homogenous Multipipelines

Multipipelines are currently used in many areas such as signal processing and image processing architectures as well as in general purpose vector computers. These pipelines are formed of several stages with different functionalities. The main objective of the multipipelines design is to reduce the effects of faults by having fault-tolerant design. In this thesis we present a new design for multipipelines -a new architecture, diagnosis, and reconfiguration algorithm. The design is characterized by the unity length interconnect between the stages of pipelines independent of the fault distribution, a low hardware overhead compared to other designs, and a number of survived pipelines comparable to other approaches.