{'fraction_non_alphanumeric': 0.013793103448275862, 'fraction_numerical': 0.0034482758620689655, 'mean_word_length': 5.755813953488372, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Patterning challenges for monolithic silicon photonics: AP/DFM: Advanced patterning / design for manufacturability

The curvilinear geometries of photonic devices are fundamentally different than the rectilinear designs of existing CMOS devices. In a monolithic integration of CMOS and photonic components, process changes to the conventional flow are required to accommodate the unique geometries of photonic devices. In this paper we discuss changes made in both fab processing and Optical Proximity Correction to improve the optical performance on a monolithic 90nm technology.