{'fraction_non_alphanumeric': 0.014144271570014143, 'fraction_numerical': 0.0, 'mean_word_length': 4.80327868852459, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Influences of the Source and Drain Resistance of the MOSFETs on the Single Event Upset Hardness of SRAM cells

The influences of the source and drain resistance of both the nMOSFETs and pMOSFETs on the single event response of SRAM cells have been investigated by the SPICE simulations. The results show that the source and drain resistance of the nMOSFETs can increase the single event upset (SEU) hardness of a cell, whereas the source and drain resistance of the pMOSFETs result in a reduction in the SEU hardness, with the drain region of the OFF-state nMOSFET struck by particles. In addition, the SEU hardness also reveals a non-monotonic variation feature with increasing source and drain resistance.