{'fraction_non_alphanumeric': 0.03018867924528302, 'fraction_numerical': 0.0, 'mean_word_length': 5.267716535433071, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Back end design and implementation of resilient packet ring ASIC

Resilient packet ring (RPR) is a good capacity solution to next generation metropolitan area network (MAN). This paper introduces the back end design of RPR application specific integrated circuit (ASIC) designed independently by Department of Electronic Engineering of Tsinghua University. It draws a back end design flow chart and relates about three key techniques: simultaneous switching output (SSO), design for testability (DFT) and static timing analysis (STA). It makes a brief introduction to each technique. It discusses the ways to avoid SSO problems, to calculate scan chains number, to achieve qualified test pattern fault coverage, and to solve STA violations. In the end, it shows design results and layout figure.