{'fraction_non_alphanumeric': 0.019438444924406047, 'fraction_numerical': 0.0, 'mean_word_length': 4.9423076923076925, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A new hybrid topology for network on chip

With the advancements in semiconductor chip manufacturing technology, it has been possible to put the various components of a system with more than one hundred processors, on a single chip. Network on chip (NoC) has been used as an effective communication platform for such systems. Due to the delays induced by routers and other equipment employed in NoC, the performance of communications for chips using this architecture is usually less than that of bus based versions. It is expected that a combined solution can provide benefits of both. In this paper, with the goal of reducing delays associated with on-chip communications, five new hybrid topologies have been proposed. Then, a dominant topology has been selected among the candidates and a method for routing, based on dominant topology, has been provided. Simulation results are presented to evaluate the proposed methods.