{'fraction_non_alphanumeric': 0.01981981981981982, 'fraction_numerical': 0.009009009009009009, 'mean_word_length': 4.914893617021277, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
The Role of PLLs in Future Wireline Transmitters

As data rates in wireline transmitters approach 80-100 Gb/s, phase-locked loops emerge as a serious bottleneck, requiring co-design of the clock and data paths. This paper describes speed, skew, and jitter issues at these rates and formulates the corruption due to effects such as the reference phase noise and the loop filter leakage. The phase noise performance of cascaded loops is also analyzed and a new transmitter architecture is proposed that substantially relaxes the speed and skew requirements.