{'fraction_non_alphanumeric': 0.015, 'fraction_numerical': 0.005, 'mean_word_length': 5.512195121951219, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Comparison of Hardware Accelerator of Matrix Multiplication with Approximate Adders

Approximate computing is attracting attention as an energy-efficient design, especially suitable for Deep Neural Network and Image Processing. In this study, a variety of approximate adders are applied to a hardware accelerator of 8 by 8 Matrix Multiplication in parallel structure to compare Error Distance and Error Rate. In the simulations, each shows different error figures according to metrics for the reliability, and AMA1, InXA2 and VAXA show the fewest errors according to the indicators. In addition, it shows that various approximate adders have few errors that can be used for matrix multiplication, and that parallel structures and approximate computing can be used appropriately for matrix operations.