{'fraction_non_alphanumeric': 0.03176043557168784, 'fraction_numerical': 0.008166969147005444, 'mean_word_length': 5.093922651933702, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Transceiver design and implementation of a new dual-mode spread spectrum system with DQPSK-HCSOK modulation

Based on the newly proposed cyclic shift orthogonal keying (CSOK) scheme, this paper presents the top-down design and realization of a dual-mode single-carrier/multi-carrier (SC/MC) spread spectrum (SS) system, including a new DQPSK-HCSOK hybrid modulation scheme and associated differential receiver. Packet and preamble formats are also designed for packet detection, CFO compensation, and channel estimation. Compared to the ideally synchronized receiver, the overall receiver degrades by only 1 dB, showing that the proposed system is very robust against the residual CFO. Then, efficient FPGA implementation of the proposed system on Xilinx XtremeDSP platform is described. The hardware can run at 97.276 MHz, and suffers from a slight implementation loss of less than 0.1dB at 8% PLER, in comparison to the floating-point simulation. Under multipath fading channel, the SC and MC modes perform equally well but the SC transceiver can save a lot of FPGA resources than the MC transceiver.