{'fraction_non_alphanumeric': 0.027941176470588237, 'fraction_numerical': 0.007352941176470588, 'mean_word_length': 5.135135135135135, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
The architecture comparison and the VLSI implementation of the 32 bit embedded RISC

In order to achieve our design goal as a low-cost and high-performance microprocessor, we compared several aspects of the popular embedded RISC architecture, such as general-purpose register file and stack-based, three-stages pipeline and five-stages one, Von Neumman architecture and Harvard counterpart, etc. By these comparisons, we adopted the most suitable architecture sets: a Harvard five-stages pipeline with a set of general-purpose register file. We also verified our design on the Aptix System Explorer MP3CF hardware verification platform and implemented on CSMC 0.6 μm CMOS process.