{'fraction_non_alphanumeric': 0.013831258644536652, 'fraction_numerical': 0.0, 'mean_word_length': 5.188034188034188, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A comparative study of cache performance for embedded applications

In the context of the performance of characterized applications on embedded systems, knowledge of memory access pattern place a vital role. Real time embedded systems have memory moules which are normally a combination of data and instruction cache, DMA, scratch pad memory and custom memory. Parameters such as area, power, and performance dictate the performance of embedded applications. Design of the cache memory structure has large impact on performance and power consumption of embedded systems. A survey of recent techniques that have been used to improve the performance of embedded systems has been presented here with a focus on area and power.