{'fraction_non_alphanumeric': 0.020277481323372464, 'fraction_numerical': 0.0, 'mean_word_length': 5.513888888888889, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 1, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA Implementation of an Optimized Coefficients Pulse Shaping FIR Filters

This paper presents the design and FPGA implementation for different order pulse shaping finite impulse response (FIR) filters. In this paper, the coefficients of the implemented filters have been modified with an optimization algorithm proposed in an earlier work. The use of this algorithm results in reducing the number of non-zero coefficients used to represent the filter's frequency response. Reducing the number of non-zero coefficients optimizes the implementation process especially when dealing with high order filters and when using lookup table (LUT) based techniques such as distributed arithmetic (DA). The designs have been downloaded to Xilinx Virtex-II FPGA and encouraging results were obtained. Hence, high-speed multiplierless design with a minimized number of arithmetic operations for different order pulse shaping FIR filters is achieved.