{'fraction_non_alphanumeric': 0.014516129032258065, 'fraction_numerical': 0.0032258064516129032, 'mean_word_length': 4.75, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A data simulator for performance monitoring of vlsi ethernet hardware

The paper describes the design and operation of a microprocessor-based direct memory access data simulator for monitoring the performance of an Ethernet node. The node hardware is based on recently available special-purpose VLSI devices and has been designed to permit the transmission of packetised data and speech at a rate of 10 Mbits/s. An example of the benefit of using such a design tool in time-critical applications is given. It is concluded that such a simulator is an important development aid in the design of low-cost Ethernet hardware.