{'fraction_non_alphanumeric': 0.01026694045174538, 'fraction_numerical': 0.006160164271047228, 'mean_word_length': 5.0246913580246915, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Architecture Design and FPGA Implementation of an FFT based Reactive Power Meter

Reactive power measurement is increasingly paid attention by power industry. A novel architecture to measure the reactive power is proposed in this paper. Architecture is described in verilog and implemented using Xilinx ISE 13.1i. In this method voltage and current signals in time domain are converted to the frequency domain and power on each component is calculated to obtain the total reactive power.