{'fraction_non_alphanumeric': 0.02577319587628866, 'fraction_numerical': 0.004123711340206186, 'mean_word_length': 5.2243589743589745, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Delay Matrix Based Timing-driven Placement for Reconfigurable Systems-On-Chip

Reconfigurable system-on-chip (RSoC) is a device that contains configurable logic blocks and hard IP cores in the single chip. Designing high-speed digital circuits in RSoC requires efficient timing-driven placement algorithms. In this article we present a new timing-driven placement algorithm based on simulated annealing method for island-style reconfigurable system-on-chip. We developed a novel cost function based on half-perimeter wire length and a new delay model. Lookup matrices for both global and local interconnections are used to accurately predict the delays given the placement of nets' terminals. The proposed algorithm is implemented and tested using ISCAS-85 and ISCAS-89 benchmark suites. Experimental results show that the proposed algorithm in comparison with wirelength-driven version is able to reduce the delays and therefore improve the circuit performance in RSoC.