{'fraction_non_alphanumeric': 0.023054755043227664, 'fraction_numerical': 0.0, 'mean_word_length': 5.435185185185185, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FDPE ( Fast and Accurate Dynamic Power Estimation ) : Implementation and User Guidelines

This Technical Report presents the implementation details and usage guidelines of FDPE framework. FDPE provides fast and accurate dynamic power estimation for gate-level digital circuits using Liberty characterization data and Verilog simulator. This framework enables accurate power estimation and achieves a speed-up of three orders of magnitude over Spice. FDPE also enables dynamic power estimation for large scale circuits that are unfeasible to run in Spice simulations. In addition, FDPE has the following advantages over similar tools: ease of use, flexibility, low-cost, and public availability.