{'fraction_non_alphanumeric': 0.0267639902676399, 'fraction_numerical': 0.009732360097323601, 'mean_word_length': 5.18796992481203, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Power Considerations in Phased Logic Gate Design MSU Tech Report MSSU-COE-ERC-01-03

Phased Logic (PL) is a synthesis and mapping methodology that translates a standard synchronous gate-level netlist to a non-clocked netlist of special gates called phased logic gates [1][2][3]. In this paper the implementation of PL gates and the switched capacitance of phased logic systems is discussed. An analysis of the dynamic power consumption of a phased logic system reveals a major deficiency in the original programmable LUT-based design [2], leading to an alternate phased logic gate design. Switched capacitance comparisons of designs using the new phased logic gate versus clocked FPGA implementations provide insights to PL gate design requirements and the type of applications best suited for phased logic implementation.