{'fraction_non_alphanumeric': 0.036574487065120426, 'fraction_numerical': 0.0044603033006244425, 'mean_word_length': 4.905263157894737, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A synthesizable on-chip wormhole router

Multi-core may afford the computation capacity for the computation-intensive tasks, such as machine learning. In such a chip, the inter-cores communication is one of the greatest challenges. A synthesizable wormhole router was proposed for the emerging inter-cores communication scheme, i.e. network-on-chip (NoC). The proposed router not only offers common configurable parameters including buffers, virtual-channels and routing algorithms, but also has its inner-pipeline parameterized. The pipeline may be organized as the conventional 3-stage one, 4-stage one or the in-house 5-stage one. The 5-stage pipelining scheme is a variation of the 4-stage one, but has the longest stage for virtual-channel allocation in the ancestor split into two stages. Then it may achieve higher maximum frequency. The packet latency in a wormhole-switch network was decomposed, and the impact from pipelining scheme and the number of virtual-channels was evaluated. A principle was proposed for on-chip router design, which arouses higher frequency for more performance and less packet latency.