{'fraction_non_alphanumeric': 0.025578562728380026, 'fraction_numerical': 0.010962241169305725, 'mean_word_length': 5.088888888888889, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Technologies for (sub-) 45nm Analog/RF CMOS - Circuit Design Opportunities and Challenges

The new process module and device architecture options emerging for (sub-) 45nm CMOS, lead to both opportunities and challenges for analog/RF circuit design. These will be discussed both at the device level and circuit level for two competing architectures (planar bulk CMOS versus FinFETs), for different gate stacks and mobility enhancement techniques. Very high cutoff frequencies will be demonstrated for planar bulk CMOS devices, while FinFETs exhibit high voltage gain and excellent matching performance. As a result, FinFETs will be shown to be better suited for analog baseband design and to have acceptable RF performance in the 1-10 GHz range, while planar bulk CMOS outperforms the FinFETs for sub-circuits above 10 GHz