{'fraction_non_alphanumeric': 0.014247551202137132, 'fraction_numerical': 0.004452359750667854, 'mean_word_length': 5.534883720930233, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A new Surface Accumulation Layer Transistor (SALTran) concept for current gain enhancement in bipolar transistors

In this paper we report a new Surface Accumulation Layer Transistor (SALTran) on SOI which uses the concept of surface accumulation of electrons near the emitter contact to significantly improve the current gain. Using two-dimensional device simulation, the performance of the proposed device has been evaluated in detail by comparing its characteristics with those of the previously published conventional lateral bipolar transistor (LBT) structure. From our simulation results it is observed that the proposed SALTran exhibits a high current gain of approximately 190 as compared to the conventional transistor which shows a current gain of only 30. We also demonstrate that the presence of the surface accumulation layer does not deteriorate the cut-off frequency as observed in the high-low emitter junction bipolar transistors. We have discussed the reasons for the improved performance of the SALTran including the complete fabrication procedure as implemented in the two-dimensional process simulator.