{'fraction_non_alphanumeric': 0.03131991051454139, 'fraction_numerical': 0.0022371364653243847, 'mean_word_length': 5.172413793103448, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Chip Design of a Wave-Pipelined PRNG

Wave-pipelining technique has been one of most effective solutions for achieving speed and power conscious logic circuits. This attractive technique has been so far used in developing combinational circuits like adder, multiplier. In order to totally enhance the design activity of logic circuits, we have exploited the wave-pipelining of sequential circuits. Firstly we describe in this paper the wave-pipelining of LFSR (linear feedback shift register). Then, this has been evaluated by using CPLD (complex programmable logic device). From practical viewpoint, LFSR has played important roles as PRNG (pseudo-random number generator) within processors. Thus, we have finally designed the wave-pipelined PRNG by using 1.2-mum CMOS technology. The chip implementation of the waved-PRNG is very promising for highly performable and low-power processor chips