{'fraction_non_alphanumeric': 0.010948905109489052, 'fraction_numerical': 0.014598540145985401, 'mean_word_length': 5.282442748091603, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A performance enhancement approach based on tweak process scheduling for a P1619 core

The IEEE P1619 standard was developed to protect data in shared storage media. Most of the works that have been presented until now have adopted a no robust scheduling scheme to implement various architectures. At first, an exploration on P1619 applicability is being made and then a different scheduling approach, compared to the typical one which exists in literature, is being proposed. The architectures that have been implemented adopt two autonomous AES cores and have been designed properly for efficient FPGAs implementations. The contribution of the paper is the presentation of a novel scheduling scheme that allows selection of the appropriate core configuration, saving significantly in terms of cost and area requirements.