{'fraction_non_alphanumeric': 0.015940488841657812, 'fraction_numerical': 0.0021253985122210413, 'mean_word_length': 5.826086956521739, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Measurement and simulation of a CMOS current conveyor negative capacitor for metamaterials

Current conveyors can be used as building blocks for implementing non-Foster circuits such as negative capacitors and negative inductors that are useful in extending bandwidth in metamaterials. In the present paper, measured results are presented for a prototype integrated circuit current conveyor negative capacitor. This circuit has been fabricated in a 0.5 micron CMOS process following previous results. Although CMOS is a desirable technology for circuit implementation, it is accompanied by design challenges of associated parasitic resistance. To investigate these issues, a prototype second generation current conveyor (CCII) is designed and tested in a negative capacitance circuit. In addition, full-wave electromagnetic simulation results are also presented showing the effects of observed resistance on overall metamaterial performance.