{'fraction_non_alphanumeric': 0.0211864406779661, 'fraction_numerical': 0.0, 'mean_word_length': 4.908333333333333, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA Based Hardware Accelerator for Sorting Data

Sorting data is one of the most important processes in data processing. Fast processing is urgently needed for real time data access. Therefore, hardware accelerator is used to fasten the data processing. In this paper, we present FPGA based hardware accelerators for data sorting using bubble, selection, insertion and merge sorting algorithms. Further, we provide a fair comparison between them in terms of execution time, and area. Our implementations result in that for small data set, merge sort is the best sorting algorithm in terms of execution time. Therefore, it can be used as a parallel cooperative system with CPU for high speed data processing.