{'fraction_non_alphanumeric': 0.022809123649459785, 'fraction_numerical': 0.0, 'mean_word_length': 5.415384615384616, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Improved MPSoC co-design methodology for stream oriented processing applications

This paper presents a top-down co-design flow, based on the streams-C compiler and open processor architectures to simplify and accelerate the design cycle time of MPSoC platforms for stream processing applications. An application is first modeled as a collection of HW and SW Communicating Sequential Processes (CSP) described in C-code and targeted at stream-oriented FPGA applications. Then, it is synthesized as a custom MPSoC architecture consisting of HW and SW components interconnected with a custom hierarchical communication bus architecture. The latter optimizes resource usage, with dedicated HW/SW interfaces, to reduce area in the FPGA. The effectiveness of our methodology is demonstrated in two real-time image processing applications.