{'fraction_non_alphanumeric': 0.02247191011235955, 'fraction_numerical': 0.006420545746388443, 'mean_word_length': 5.117647058823529, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Low-jitter PLL by interpolate compensation

In order to reduce jitters, vital characteristics in some PLL applications, a PLL with compensator and interpolative loop is proposed. This PLL improves the problem that conventional PLL cannot detect jitters at the time other than the reference input. AS a result, it reduces jitters as frequency synthesizers with high multiplication ratios. We tailored the circuit to improve responsiveness, as well. The effectiveness is verified on a prototype implemented in a Cyclone FPGA, and experiments as a mutiply-by-50 synthesizer results in 30-fold reduction in two jitter measures.