{'fraction_non_alphanumeric': 0.015727391874180863, 'fraction_numerical': 0.0, 'mean_word_length': 4.8320610687022905, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Simultaneous capacitor sharing and scaling for reduced power in pipeline ADCs

A technique for reducing power dissipation in pipeline analog-to-digital converters (ADCs) is presented. The technique stems from the observation that the amplifier of the first stage is used to charge the input capacitors of the subsequent stage. At the end of the amplification phase, the feedback capacitor of the first stage holds the residue voltage across it and can be reused in the second stage. The feedback capacitor is designed to be a network of capacitor and switches. With appropriate clocking, the network is re-configured to form the input sampling network of the second stage. This reuse is combined with scaling down of the capacitors to result in more power savings