{'fraction_non_alphanumeric': 0.026917900403768506, 'fraction_numerical': 0.0, 'mean_word_length': 5.2, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design and control of critical properties of low-k dielectrics for nanoscale interconnects

As integrated circuits (IC) evolve to the generations of nanometer-scale feature size, the thermal, electrical, mechanical and structural properties of the materials used for IC can be very different from those at micrometer or sub-micrometer scale. These changes have very dramatic impacts on the design and fabrication of future high performance IC. This paper presents how thermal, dielectric, and electrical properties of low dielectric constant (low-k) materials change as the interconnect dielectric layer is scaled down to the nm range. The study is focused on carbon-doped PECVD silicon oxide, a widely used low-k material in IC manufacturing.