{'fraction_non_alphanumeric': 0.016129032258064516, 'fraction_numerical': 0.0, 'mean_word_length': 5.367521367521367, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An IP-Core Generator for Circuits Performing Arithmetic Multiplication

Abstract The paper presents a computer program 'VHDLMultGenerator', which is an IP core generator supporting synthesis of arithmetic multiplication. On the basis of some simple options selected by the user the program generates a synthesizable VHDL code of a multiplication block which can be incorporated in a bigger design. The VHDL code uses a mixed dataflow and structural description style at the RTL level of abstraction. The code is in general architecture-independent and can be ported to any PLD synthesis software which supports VHDL design entry. Several algorithms of performing multiplication, implemented in the IP core generator, are also briefly described.