{'fraction_non_alphanumeric': 0.02274975272007913, 'fraction_numerical': 0.0, 'mean_word_length': 4.883720930232558, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Adaptive Locking Range of the Software Phase-Locked Loop (SPLL)

The phase-locked loop control system is the most widely used solution for ensuring synchronization between transmitter and receiver signals. It is one of the main building blocks of current electronic designs. Any kind of phase-locked loop (PLL) can be implemented in software, as well as analog PLLs. The great thing about software implementation is that the loop can be flexibly changed to embed signal processing elements for better performance of the PLL. This paper provides a simulation of a phase-locked loop to evaluate the phase error tracking. Adaptive software was performed in the loop by adjusting loop bandwidth and frequency offset. The digital filter is a basic block in any digital system, the advantage of the Infinite Impulse Response (IIR) filter over the Finite Impulse Response (FIR) has been emphasized in this paper. Finally, the simulation results are presented and compared and show how the response of the loop changes.