{'fraction_non_alphanumeric': 0.024216524216524215, 'fraction_numerical': 0.005698005698005698, 'mean_word_length': 5.333333333333333, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Modeling Logic Error Single-Event Cross Sections at the 7-nm Bulk FinFET Technology Node

At advanced technology nodes, single-event (SE) cross sections from logic circuits contribute significantly to the total SE cross section in sequential circuits operating at high frequencies. SE cross section for logic circuits is experimentally investigated at the 7-nm bulk FinFET node. Results for threshold voltage options, supply voltage, frequency, and particle linear energy transfer (LET) are presented and compared with the 16-nm node. The model presented and validated in this work will assist designers in estimating logic SE error contributions for a variety of applications and operating conditions.