{'fraction_non_alphanumeric': 0.014778325123152709, 'fraction_numerical': 0.0, 'mean_word_length': 5.288659793814433, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Wire sizing regulation algorithm for VLSI interconnect timing optimization

In this paper, we propose a Modified Active Set Algorithm (MASA) in optimal wire sizing problem for VLSI interconnect timing minimization. Based on the Elmore delay model, the optimal wire sizing can be formulated as a convex quadratic program, which is known to be solvable in polynomial time and derive an optimal solution. The algorithm is very efficient for arbitrary interconnect structures under the distributed Elmore delay model. The effectiveness of the algorithm is proved by the runtime compared with Active Set Algorithm.