{'fraction_non_alphanumeric': 0.033121019108280254, 'fraction_numerical': 0.007643312101910828, 'mean_word_length': 4.865671641791045, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A built-in self-repair method for RAMs in mesh-based NoCs

Network-on-chip is one popular interconnection infrastructure for giga-scale integrated chips. Moreover, the number of memory cores in such chips usually is very large. This paper proposes an efficient built-in self-repair (BISR) method for repairing memories in NoCs. By reusing the communication links in NoCs, the BISR scheme can repair multiple memories using one BISR circuit without incurring the problem of routing. To increase the repair efficiency, a global spare memory is designed for repairing multiple memories. Experimental results show that the proposed BISR scheme can achieve very high repair efficiency. Also, the area overhead of the BISR circuit is very low—only about 1.38% for fifteen 8K×64-bit memories.