{'fraction_non_alphanumeric': 0.01576872536136662, 'fraction_numerical': 0.002628120893561104, 'mean_word_length': 5.096, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An accurate dynamic power model on FPGA routing resources

Accurately modeling the dynamic power of FPGAs is a challenging task due to the changeable functionality and a large number of pass transistors. These two terms cannot be accurately described by the conventional power modeling techniques for ASICs. In this paper, a novel power model for FPGA is proposed considering both pass transistors and MUXes, two major components of FPGA routing resources. A novel power model for the pass transistor is developed considering the varying input and output voltages, which highly improves the accuracy in power estimation. The average error in dynamic power for pass transistor chains and MUXes is below 3% and 5%, respectively, as compared to HSPICE simulations.