{'fraction_non_alphanumeric': 0.031315240083507306, 'fraction_numerical': 0.010438413361169102, 'mean_word_length': 4.847560975609756, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design and implementation of Dual-port Network on Chip

Compared with general Single-core systems, Multi-core systems not only have higher computing capabilities and lower power consumption but also bring high-throughput and high-parallel challenges to the communication on the chip. Depending on the design of traditional 2D-mesh Network on Chip (NoC), this paper researches a Dual-port NoC (DPN), which further enhances the parallelism of multi-core systems, such that each resource node can send or receive two-way data at the same time. Under streaming mode, this design can make every resource do binary operation to improve system's efficiency. This paper designs and implements a 4X4 DPN on FPGA. This paper also tests throughput and flit latency of DPN and traditional 2D-mesh in different package length and sending interval. The results of tests show that throughput has increased %46.4 in average while flit latency has increased %16.5 in average.