{'fraction_non_alphanumeric': 0.03559870550161812, 'fraction_numerical': 0.008629989212513484, 'mean_word_length': 5.105263157894737, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
FPGA implementation of low complexity crest factor reduction in OFDM systems

Orthogonal Frequency Division Multiplexing (OFDM) systems have a main drawback known as high Peak to Average Power Ratio (PAPR) or Crest Factor (CF). The main PAPR reduction techniques are Partial Transmit Sequence (PTS), Dummy Sequence Insertion (DSI), Selected Mapping (SLM), and the DSI-SLM. In this paper an innovative method known as Optimum Phase Sequence (OPS) with Dummy Sequence Insertion (DSI) is implemented on FPGA. The aim of this OPS-DSI scheme is to enhance the PAPR performance, increase the flexibility of the design and reduce the transmission complexity. In this paper, FPGA implementation of the OPS-DSI scheme is carried out and the results are compared with the simulation results. The transmission system is designed based on the IEEE 802.16e standard with 256 Inverse Fast Fourier Transform (IFFT) length and QPSK modulation.