{'fraction_non_alphanumeric': 0.02711864406779661, 'fraction_numerical': 0.003389830508474576, 'mean_word_length': 5.110344827586207, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Reduced Complexity Processor for Teaching Computer Architecture

This paper proposes the application of a Reduced Complexity Processor (RCP) as a tool in teaching computer architecture. The design and implementation of the RCP as well as its effectiveness is reported. The proposed RCP is a single-cycle, 8-bit processor. The processor currently used in the course is a soft-processor, Nios-II, by Altera. Nios-II is a complex, single-cycle, 32-bit processor that cannot easily be dissected for students’ realization of computer archi-tecture. Teaching RCP alongside Nios-II allows to eliminate some of the unnecessary complexities that prevent students from achieving a rather better realiza-tion of computer system functionality. The intention is also to actively involve students in design process by providing a platform that allows students to modify and build their own processor