{'fraction_non_alphanumeric': 0.00983284169124877, 'fraction_numerical': 0.0, 'mean_word_length': 5.972602739726027, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Practical Considerations In The Use of CMOS Active Inductors

The lack of high quality factor integrated inductors is one of the most significant impediments to realizing high performance radio frequency integrated circuits (RFICs) within conventional digital CMOS. As an alternative to lossy passive spiral inductors, several active inductor topologies have been reported elsewhere which promise higher quality factors and small size. Using transistor level simulation, this paper considers two fundamental active inductor topologies with particular focus on their robustness with regard to variation with process, voltage and temperature. Simulation results reveal that these active inductors suffer significant variation in both realized inductance value and quality factor particularly as a function of transistor variability. The effects of this variability in active inductor performance are highlighted through simulation of their use in a lumped element Wilkinson power divider realized with active inductors.