{'fraction_non_alphanumeric': 0.026537997587454766, 'fraction_numerical': 0.013268998793727383, 'mean_word_length': 5.535433070866142, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Hardware/software Co-design for near real time enhancement of remote sensing imaging

In this paper, we propose a novel hardware/software co-design architecture of an iterative fixed-point projection regularization algorithm for near real time implementation of high-resolution reconstruction of remote sensing (RS) imagery. The proposed technique design is based on a field programmable gate array (FPGA) and implements the image enhancement/reconstruction tasks in an efficient concurrent processing architecture that meets the (near) real time imaging systems requirements in spite of conventional computations. Finally, we report and discuss the results of the Hardware/Software co-design implementation in a Xilinx Virtex-4 XC4VSX35-10ff668 for reconstruction of large scale real world RS images of 1K times 1K pixel format.