{'fraction_non_alphanumeric': 0.014145810663764961, 'fraction_numerical': 0.008705114254624592, 'mean_word_length': 5.571428571428571, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
SIM 2011 – 26 th South Symposium on Microelectronics 67 Area Overhead and Performance Impact of Regular Transistor Layout Design in Digital Integrated Circuit

Regular transistor layout (RTL) is expected to reduce the process variation, increase the fabrication yield and improve the device reliability in nanometer CMOS technologies. Although the penalty in design flexibility seems to be obvious, in terms of area optimization and circuit performance, deep and extensive investigations must be done in order to evaluate the actual design cost and trade-off in using such a more lithography-aware strategy. This paper presents a detailed comparison between RTL and standard cell methodologies. Experimental results have shown that the impact of RTL technique in digital circuit design is quite manageable, presenting acceptable area overhead and even power consumption reduction for certain circuit timing constraints.