{'fraction_non_alphanumeric': 0.0537280701754386, 'fraction_numerical': 0.03179824561403509, 'mean_word_length': 4.217142857142857, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS

This paper presents an 11-bit successive approximation register (SAR) analog-to-digital converter (ADC). The subranged-SAR ADC architecture is applied to achieve a sampling rate of 100 MHz. The proposed gain error compensation helps attenuate the gain error between coarse and fine ADCs. An up-then-down digital-to-analog converter (DAC) switching scheme is used to maintain a small common-mode variation for the fine comparator. To maintain a good spurious free dynamic range (SFDR), the capacitor-swapping scheme is applied in the DAC. The prototype ADC was implemented using a 65-nm CMOS technology. It consumes a total power of 2.4 mW from a 1.2-V supply. The measured peak signal-to-noise-and-distortion ratio and SFDR are 61.1 and 85 dB, respectively. The peak effective number of bits is 9.86, equivalent to a figure-of-merit of 25.8 fJ/conversion step.