{'fraction_non_alphanumeric': 0.021217712177121772, 'fraction_numerical': 0.007380073800738007, 'mean_word_length': 5.027777777777778, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
A unique network EDA tool to create optimized ad hoc binary to residue number system converters

To satisfy the low time to market period, modern digital circuits demand a rapid prototype design exploration, which can be achieved using space exploration tools that given a set of input constrains, generate the HDL definitions that implement the given functionality. Residue number system (RNS), a non-conventional arithmetic system, has been proposed as a viable alternative for hardware acceleration, due to it's carry free nature. Here, we present the first web accessible EDA tool that can generate custom synthesizable forward residue number binary-to-RNS converters, for a specific input bit width and a moduli base, which can be optimally selected by our tool. Our novel tool is the first one to automate the design of forward residue number system converters and simultaneously provide custom test benches to verify their correctness. The tool is available for the public, from our web server. Our synthesized circuits on Xilinx Virtex 6 FPGA XC6VLX760, operate up to 783 Mhz.