{'fraction_non_alphanumeric': 0.013856812933025405, 'fraction_numerical': 0.005773672055427252, 'mean_word_length': 5.062937062937063, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Trapped charge cancellation for CMOS ISFET sensors via Direct Tunnelling

In this paper Direct Tunnelling current has been used as a mechanism to cancel the Trapped Charge commonly found in unmodified CMOS ISFETs. Our analysis has shown that PMOS devices could be used, having minimum leakage current in normal operation whilst providing considerable large tunnelling current for compensation with gate biasing. We integrate a flip-flop into each sensing pixel to allow self-locking of the gate bias during the charge cancellation process. Our analysis shows that we can use the proposed approach to cancel the trapped charge within 10 minutes, introducing only lu V /s of drift at the output. We demonstrate this mechanism with a 4×4 sensor array operating with a 3-step cancellation process and include simulation results showing the charge cancellation mechanism.