{'fraction_non_alphanumeric': 0.022361359570661897, 'fraction_numerical': 0.0, 'mean_word_length': 5.505813953488372, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Low-voltage low-power adaptive biased high-efficiency integrated amplifiers

The principle and application of a novel adaptive biasing topology which reduce the stand-by power dissipation without affecting the transient performance of low-power amplifiers and buffers is presented. The basic adaptive circuit gives a current dependent on the applied input differential voltage. The differential sensitivity can be improved by introducing a very small biasing current, to compensate transistor threshold voltage, whose value can be set according to the transient performance constraints. The proposed topology, in both bipolar and CMOS technologies, can be utilized in the design of high-efficiency low-voltage low-power operational amplifiers, for the biasing of both the input stage (to increase dynamically the input source current) and the output stage (to control and limit the output current). The designed amplifiers show a very good behaviour, in terms of efficiency factor, when compared with other adaptive circuits in literature. Simulation results and measurements on a chip prototype are finally presented.