{'fraction_non_alphanumeric': 0.02551640340218712, 'fraction_numerical': 0.002430133657351154, 'mean_word_length': 5.387596899224806, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Design methodology for a divide-by-4 LC injection-locked frequency divider based on nonlinear analysis

One significant source of power consumption in modern frequency synthesizers at high frequencies is the prescaler block. In order to tackle this problem, analog injection-locked frequency dividers (ILFDs) have been considered rather than conventional digital prescalers. In recent years, diverse and sometimes contradictory algorithms for estimating the locking range in these dividers have been proposed. In this paper, we propose a new method based on nonlinear analysis to design a typical (LC oscillator-based) injection-locked frequency divider and to predict its locking range. In order to support our analysis, we design a divide-by-4 circuit and compare its simulated locking range with theoretical predictions.