{'fraction_non_alphanumeric': 0.015189873417721518, 'fraction_numerical': 0.007594936708860759, 'mean_word_length': 5.738636363636363, 'pattern_counts': {'":': 0, '<': 0, '<?xml version=': 0, '>': 0, 'https://': 0, 'lorem ipsum': 0, 'www.': 0, 'xml': 0}, 'pii_count': 0, 'substrings_counts': 0, 'word_list_counts': {'cursed_substrings.json': 0, 'profanity_word_list.json': 0, 'sexual_word_list.json': 0, 'zh_pornsignals.json': 0}}
Embedded adaptation for 3D face analysis using Elastic Riemannian algorithm

Advanced algorithms are used today in multimedia applications and several other fields like wireless communication, medical treatments, defense systems, and a wide variety of consumer applications. These algorithms need more sophisticated systems than ever before. In the wide spreading virtual reality applications and 3D technologies, the need for fast and accurate 3D shape analysis computations, in the ever growing amount of 3D data and scanning systems performance, is steadily growing. In this paper, we propose a hardware acceleration of Elastic riemannian metrics computations for shape analysis used in a 3D face analysis context. The proposed architecture exploit the new concept of Dynamic partial reconfiguration by loading the accelerator in a specified reconfigurable partition, on a Xilinx Zynq-7000 integrated circuit, when needed. The reconfiguration is performed dynamically and partially without blocking or disturbing the rest of the system. The improved hardware acceleration shall enable high-performance computations with lower energy consumption while covering less area on the FPGA.